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Abstract 
Neuromorphic engineering is the modelling of neurobiological systems -in silicon and I or 
through computer simulation. It draws inspiration from neurobiology in an attempt to gain 
insight into biological processes, or to develop novel circuits and solutions to real engineering 
problems. 
This thesis describes the development of a hardware implementation of the integrate-and-
fire neural network stage of the sound segmentation algorithm. It discusses issues involved 
in the development of novel aVLSI techniques capable of modelling biologically realistic 
processes. Comparisons are made between hardware and software implementations of the 
integrate-and-fire neural networks for real time data. 
Various approaches have been investigated. These include: fixed / variable interconnect, 
fixed I variable weight strengths, programmable biologically realistic time constants. Cas-
cading techniques have been used to investigate the feasibility of inter-chip communication. 
Arguments are proposed for design modifications. 
Results show that aVLSI circuits can be produced which will realistically model biological 
processes and that there is a high degree of similarity between hardware and software implent-
ation of the integrate-and-fire neural network. Suggestions are made for further investigation 
and work which include circuit modifications to increase flexibility and performance. 
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The hardware implementation of the integrate-and-fire neural network contained within the 
sound segmentation system is the area of principle research. This chapter identifies the nat-
ural world as a source of inspiration and solutions for real world problems. Drawing heavily 
from the natural world neuromorphic engineering draws inspiration from neurobiology, and 
the sound segmentation system' developed by Smith [9] is given as an example. The scope, 
aims and areas of contribution contained within this thesis are then detailed. The structure and 
contents of this thesis are also discussed. 
1.1 Project Overview 
For many years the natural world has provided inspiration and innovative solutions to real 
world problems. Examples may be seen in the fields of material sciences, engineering and 
medicine. Those working in the area of artificial neural networks have drawn inspiration from 
the human brain, a highly interconnected network of simple local processing elements (neur-
ons). Yet the computational power of the human brain is vast, being able to handle multiple 
tasks in parallel and real time, both sub-consciously and consciously. Adopting biologically 
proven techniques for the construction of artificial neural networks could provide new tech-
niques and possibilities for architecture and data processing. Science fiction has taken these 
ideas and created endless possibilities, such as biological computers, the "Terminator" and 
"Star Trek's" "Borg". However this is far removed from the real world and the present state of 
technology. 
The development of artificial neural network models started in the 1940's, and has pro-
gressed erratically to the present day. In the 1980's the fields of neurobiology and artificial 
neural networks spawned a new field of interest, neuromorphic engineering. Neuromorphic 
engineering is the modelling of biological systems to gain insight into the biological system 
and/or the development of novel engineering techniques. Examples of neuromorphic engin-
eering are the silicon retina [2] and AIM Auditory model [56] which have been constructed in 
hardware and software respectively. 
'Terms such as "sound segmentation system/algorithm/model" in bold font refer to Smith [9]. 
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1.1.1 Neuromorphic Engineering 
Neuromorphic engineering is the modelling of biological systems in another medium or the 
construction of a system based on principles developed from biology. Neuromorphic engineer-
ing became popular in the mid 1980's through the work of Carver Mead and others who were 
interested in modelling biological systems in silicon. 
The definition of neuromorphic engineering encompasses a wide range of possible imple-
mentations choices from software, hardware or a combination of the two. This ranges from the 
silicon neuron [29] which models ion flows in the giant squid neuron, to the computer based 
sound segmentation system which extracts biological functionality rather than biological pro-
cessing. 
There is an ongoing debate as to the purpose of neuromorphic engineering, whether its 
primary goal is to aid the understanding of neurobiology or to offer new architectures, tech-
niques and solutions to engineering problems or a combination of the two. 2 
1.1.2 Context 
The sound segmentation system, a software package based on the early mammalian auditory 
process, is a prime example of biologically inspired design [9].  The sound segmentation sys-
tem approximates the functionality of biological processes with engineering equivalence, and 
consists of 32 band pass filtered channels with logarithmically spaced centre frequencies. The 
signals on these channels are then rectified, onset and offset filtered and passed to an integrate-
and-fire neural network. This neuron model is more biologically realistic than previous neuron 
models, such as the McCulloch-Pitts and activation function models [37], but does not contain 
the level of biological detail as silicon neuron developed by Mahowald and Douglas[ I ]. Onsets 
are the beginning features of sounds which result in a neuron or neurons firing. Offsets are the 
end features of sounds resulting in a neuron or neurons firing. The integrate-and-fire neural net-
work, consisting of 32 neurons, one per channel, interconnected with a neighbourhood of the 
ten nearest neurons. The action of the integrate-and-fire neural network is to cluster incoming 
onset and offsets across frequency channels and time. 
The main area of interest for this thesis is the implementation and evaluation of an 
analogue VLSI (aVLSI) leaky integrate-and-fire neural network, capable of interfacing 
with the sound segmentation system for comparison purposes. It is intended that the 
neuron model will operate with realistic biological time constants in the region of lOins 
to 5Oms. 
'Observation based on conversations held during the course of this work. 
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1.1.3 Motivation 
This section discusses the motivation behind the use of an aVLSI implementation in this pro-
ject. The real world is an analogue environment, but most data modelling and processing is 
performed in the digital domain. The digital domain is often preferred to the analogue domain 
as most fabrication processes are tuned for digital circuit constructions and digital systems can 
be controlled and monitored more easily: 
• synchronous digital circuits usually have data storage elements i.e. J K flip flops. These 
flip flops only change state on the rise or fall edge of a clock signal, and can be set to a 
known state on start up via control inputs. 
• techniques which allow the internal states of these flip flop elements to be accessed, such 
as scan in - scan out (SISO) have been developed over the years to allow designers and 
end users to investigate circuit behaviours. 
To interface with the real world conversion stages are required for a digital system (see 
Figure 1-1). With the preference for digital implementations, neural networks are commonly 
implemented in a digital format using either hardware and/or software. The preoccupation with 
the digital domain may have caused designers to overlook the possible advantages an analogue 
implementation might offer. 
Real World 	40 
Analogue To Digital 	Modelling / Handling 
Conversion 
Real World 	Digital To Analogue 	 I 
Conversion 
Figure 1-1: Data Flow 
Neural networks are based on the ideal of a real time system, constructed from local pro-
cessing elements and weighted interconnects. This is a different concept to the standard com-
puter architecture (see Figure 1-2). The idea of a real time local processing network makes 
analogue implementations very attractive. The argument has been made that aVLSI is best 
suited to perception type tasks acting as a thin shell between the digital and real worlds [28] 
[30]. 
Implementing an integrate-and-fire neural network capable of time constants in the range 
lOms - 50ms in aVLSI is difficult, as the standard approach requires a capacitor and resistor 
in parallel or sub-threshold techniques. The objective of this work is to develop new circuits 
in aVLSI capable of modelling the behaviour of the software neural network and interfacing it 
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Figure 1-2: Neural Networks And Computer Architecture [31]: Key, CU - control unit, PU 
- processing unit, MM - memory module, DS - data stream and IS - instruction stream. (A) 
neural network - distributed local processing connected via a weighted interconnection network 
dependent on the task to be undertaken. (B) SISD or von Neumann's model processor - single 
data stream is operated on by single instruction stream. (C) SIMD or array processor - multiple 
data streams operated on by single instruction stream. (D) MIND or multiple processors - 
multiple data streams being operated on by multiple data streams. With (C) and (D) control 




This section has introduced the idea of neuromorphic engineering, and an example, the sound 
segmentation system has been described. The construction of the integrate-and-fire neural 
network has been identified as the subject of this work. A "horses for courses" approach 
has been suggested when implementing neural networks in either digital or analogue domains 
dependent on the task under consideration. 
1.2 Scope of the Thesis 
This research project is the implementation of a sound segmentation system developed by 
Smith [9],  based on the mammalian early auditory process. The scope of this thesis is to 
develop a hardware integrate-and-fire neural network capable of biologically realistic time 
constants, and to interface the network with the sound segmentation system. Analysis will be 
carried out using the software neural network as a baseline for performance. From the results 
gained, improvements in circuit design and suggestions for areas of further investigation will 
be investigated. 
1.3 Procedure 
To achieve the implementation of the integrate-and-fire neural network in hardware within the 
course of this project the following were undertaken: 
. A literature review, to gain an understanding of the issues involved with the project. This 
was ongoing during the 3 year period. 
. The neuron model was broken down into its component parts, and evaluated. 
• HSpice simulations of simple circuits blocks were carried out for performance evalu-
ation. 
• The full neural network was designed using "Cadence" package. The design was simu-
lated to check for correct operation. 
• Fabrication and testing of the design to evaluate performance, combined with integration 
into the sound segmentation system. 
• The last four steps were repeated for both designs. 
• The work and results were documented. 
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1.4 Project Aims 
A list of the project aims can be developed from a discussion of the project. These are: 
. To develop circuits capable of modelling a leaky integrate-and-fire neural network with 
programmable biologically realistic time constants. 
• To implement in silicon the developed circuits and to compare their overall performance 
with that of the software based neural network. 
• To identify areas for improvement and further investigation. 
1.5 Areas of Contribution 
During the course of the project contributions have been made through: 
the development of novel aVLSI circuits and techniques in the implementation of the 
integrate-and-fire neural network. 
• the comparison of the hardware and software neural network performance with respect 
to the clustering of sound onsets and offsets. 
• analysis of the results, circuit modifications and the discussion of areas for further invest-
igation. 
1.6 Thesis Plan 
This thesis documents the research undertaken during the three year period of study into imple-
menting an aVLSI integrate-and-fire neural network. The work undertaken during this period 
is detailed below. 
Chapter 2 gives a general overview of mammalian auditory modelling and integrate-and-fire 
neural models in both hardware and software. Issues which relate to implemented systems will 
also be discussed. 
Chapter 3 describes the operation of a classic biological neuron, and highlights those charac-
teristics which may be applied to the development of artificial neural models. A range of arti-
ficial neural models are described, from those intended to implement practical tasks to models 
of actual biological neural processes. Although not the most biologically accurate model, the 
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integrate-and-fire neuron offers a good compromise between practical implementation and bio-
logical realism. Information coding and the effect of interconnect are discussed as these are 
important issues in assessing the output of any network. 
Chapter 4 gives an overview of the neuromorphic sound segmentation system developed by 
Smith [9].  The algorithm is based on present knowledge of the mammalian early auditory 
process. The output from the computer based algorithm has 32 channels of spatio-temporally 
encoded data, and mimmicks the output of the biological system. Speech generation mechan-
isms are described as these signals impact on algorithm time constants and speech is used as 
a test signal for the algorithm. The human early auditory process is then reviewed, showing 
how a physical movement of air is converted into electrical signals and transmitted to the brain. 
Finally the sound segmentation system is described in terms of engineering abstractions of 
biological functions. 
Chapter 5 discusses those problems that can arise with the construction of integrated circuits. 
It assumes limited or no knowledge of the construction of integrated circuits and the prob-
lems which can arise.' The design cycle and fabrication steps involved in the production of 
integrated circuits are described. Sources of possible error inherent in the production process 
will be discussed and solutions are suggested which minimise the impact on performance. The 
techniques considered and selected for implementing the integrate-and-fire neuron network are 
also discussed. 
Chapter 6 describes the development and evaluation of a cascadable aVLSI integrate-and-
fire neural network (Spike I) capable of biologically realistic time constants. The network 
is designed to interface with a real-time software based sound segmentation system. Based 
on a model of the mammalian audition, the sound segmentation system incorporates engin-
eering approximations of some biological processes found within the cochlea, auditory nerve 
and cochlear nucleus. Each neuron output is connected by a fixed excitatory weight to the input 
of ten adjacent neurons (five either side). The network's construction produces clustering of 
incoming signals across time and channels. Analysis of test data gained from purely software 
simulations and a combination of software and hardware simulations indicates that the network 
performs clustering successfully. 
Chapter 7 describes the design of an improved integrate-and-fire neural network, Spike II. The 
modified design draws on the experience gained from Spike I. Although Spike I successfully 
fulfilled its goals, the fixed weight interconnect and limited interconnection neighbourhood 
hampered further investigation of network dynamics. Using the basic circuit blocks developed 
for Spike I, suggested improvements were incorporated to aid the investigation of network 
behaviour and this proved to be successful. 
Chapter 8 draws on the experience gained through the preceding chapters to suggest areas for 
further investigation and work. Conclusions based on the results gained through the construc-
tion of Spike I and Spike II are detailed. 





This chapter identified the natural world as a source of inspiration and solutions for real world 
problems. Drawing heavily from the natural world neuromorphic engineering has been shown 
to be inspired by neurobiology, and the sound segmentation system is given as an example. 
The hardware implementation of the integrate-and-fire neural network contained within the 
sound segmentation system was identified as the area of principle research. The scope, aims 
and areas of contribution contained within this thesis have been detailed. The structure and 
contents of this thesis were then discussed. 
Chapter 2 
Background 
This chapter examines approaches and techniques which have been developed/used in the 
investigation of the human auditory system. In particular it focuses on the sound segmentation 
process where the onsets and offsets of sound signals are detected. The chapter introduces 
auditory process modelling in order to gain a wider understanding of the field and then focuses 
on the use of integrate-and-fire neural networks as part of the auditory modelling process. 
2.1 Auditory Modelling 
The mammalian auditory system is a complex mechanism that acts as a transducer converting 
sound (i.e. the displacement of air) into electrical neural signals, which can be processed by the 
auditory centres of the brain. The nervous system processes sensory inputs (i.e. from the early 
auditory system) into a vector sequence of spikes [5]. The auditory system consists of the ear 
drum, stapes (three small bones), cochlea and auditory nerve transmitting signals to the brain 
(see Figure 2-1). The characteristics and purpose of each part of the system are understood i.e. 
the cochlea acts as a bandpass filter bank. 
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Figure 2-1: Block Diagram Of The Early Mammalian Auditory System: The top diagram 
shows a block diagram of the early mammalian auditory system and the bottom an extreme 
abstraction of that system. 
Modelling of the biological auditory process has involved breaking it down into small indi-
vidual sub-processes, such as occurs in the silicon cochlea [2], sound segmentation system 
[9] and auditory scene model (AIM model) [56].1  A common front-end based on the extracted 
'Chapter 5 The Mammalian Auditory System investigates the early auditory processes in more 
detail. 
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functionality of these sub-processes is used as a basis. This models the particular biological 
characteristics suggested by neurobiologists (see Figure2-2). This is followed by new and 
novel sections to gain further information and ideas. The aim of my research is to implement 
the integrate-and-fire neural network in silicon found in Smith's sound segmentation sys-
tem [9], capable of clustering neural activity and interfacing with the computer based 
software. 
Input Transducer 
Outer/Middle Ear Preemphasis 
Band Pass Filter Bank 
Neuromechanical Transduction 
Later Stages 
Figure 2-2: Common Section Of Early (Pre-neural) Auditory Processing [12]. 
2.1.1 Temporal Encoding 
Time in the processing of neural information is seen as increasingly important [6][7][8][9]. 
The state of a neuron's output and its relationship to other neuron outputs in time contains the 
encoded input stimulus, this importance can be seen in the following auditory models. 
2.1.2 Auditory Scene Model (AIM model) 
The AIM model is a functional software model of the cochlea, developed to simulate the phase 
activity produced in the auditory nerve by sounds. The AIM model can be seen in Figure 2-3. 
Switches in the model allow switching between functional and physiological data streams. The 
spectral analysis is performed by a bank of filters (whose characteristics emulate the basilar 
membrane [15][16]), which converts a digitised signal into an array of filtered waves. Neural 
encoding emulates the action of the inner hair cells turning mechanical motion into electrical 
signals, thus representing the activity in the auditory nerve. At the temporal integration stage 
auditory psychophysics indicate that temporal integration is applied to the activity in the audit-




however this removes the phase-locked structure of the signal. To solve this problem a second 
strobed temporal integration stage is provided giving an improved performance, in that it more 
closely parallels human performance. 2 
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Figure 2-3: AIM Model [56]. 
2.1.3 Integrated Computational Theory 
Cooke [18] argues that a new approach is required for the field of auditory organisation and 
speech perception to progress. This would result in different structures and solutions from 
those presently available. Cooke argues that a system must take into account more quantitative 
results of auditory performance. Cooke quotes Moore [19] in that the theory of speech pattern 
processing cannot be excluded from the design and development of models (see Figure 2-4). 
A brief explanation of the processing pathways described by Cooke follows: 
• enhancement - a purely bottom up approach is considered to be restrictive in terms of 
computation and biology. 
• enhance + verify - adds feedback to the enhancement loop, embodying the auditory 
induction principle. 
• dual route - parallelism is added to speech processing problem, the biological auditory 
system itself is a massively parallel system. 
• weak interaction - has sub-systems which interact with one another to process sound. 



















Figure 2-4: Possible Processing Pathways: PER - Early auditory processing, ASA - auditory 




2.1.4 Pitch Perception 
Slaney and Lyon [17] represented sound as a correlogram to gain insights into the temporal 
information that is contained in audio signals. The correlogram is a three dimensional function 
of time, frequency and periodicity. A cochlea model is used to convert a one dimensional audio 
signal into a two dimensional representation of the output of the cochlea. Slaney and Lyon 
argue that this representation then undergoes a correlation operation, which is biologically 
plausible. A software model of human pitch perception was developed and tested using these 
techniques (see Figure 2-5). 
in Signal 
Figure 2-5: Pitch Perception [17]. 
2.1.5 Segregation System 
The software system developed by Brown and Cooke [11] [12] is able to separate speech 
from background noise interference. The model consists of four stages (see Figure 2-6). The 
first stage being the auditory periphery. The second stage develops representations of the 
auditory nerve firing patterns showing periodicities, frequency transitions, onsets and offsets. 
The third stage constructs from these auditory maps a symbolic representation of the auditory 
environment, based on the topographical knowledge of the higher auditory pathway. The fourth 
stage uses a search strategy to identify commonalities in fundamental frequencies, onset and 
offset times. The results from the system can then be used to reconstruct input signals, so that 
the overall performance can be assessed. Other examples of work in the area has been carried 
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2.1.6 Sound Segmentation 
The sound segmentation system developed by Smith [9] will be discussed in greater detail 
later in this thesis. This section gives a brief description of the system neuromorphically based 
on the early auditory process. Functionality is modelled rather than detailed biological mech-
anisms (Figure 2-7). The system consists of 32 bandpass filtered and rectified channels. The 
output from these stages is fed to a integrate-and-fire neural network with a local intercon-
nect neighbourhood, which clusters the neuron output in time and across channels. The output 
from this stage is then post-processed and a graphic is produced, which represents the onset 
and offset of sounds. 
Input 
Cochlea Filtering 




Figure 2-7: Sound Segmentation System [9]. 
The implementation in silicon of the integrate-and-fire neural network contained within 
the sound segmentation system in aVLSI is the main goal of this project. This consists of 
32 neural channels, each channel has a weighted interconnect of +1- 5 neurons, the network 
"clusters" incoming signals across channels and time. 
2.1.7 Summary 
This section has briefly identified a number of auditory models, particularly the sound seg-
mentation system. The implementation of the integrate-and-fire neural network has been 




2.2 Modelling In Silicon 
Sections of these models have been implemented in silicon. Carver Mead implemented a 
basilar membrane [2] in silicon. As a cascade of second order filter sections, the filter sections 
model the dynamics of the fluid, membrane and outer hair cells. The floor plan of the design 
can be seen in Figure 2-8. Mead developed the idea of using sub-threshold transistor operation 
to model neural systems for the following reasons. 
. The low levels of current drawn and hence very power requirement (10 6 W to 10 12 W) 
• Wide range of operation for transistor current sources as drain current saturates within a 
few kT/q. 
• Exponential characteristics of the sub-threshold transistor provides a useful computa-
tional tool. 
• Neural functionality can be approximated by small numbers circuit components. 
• Noting a direct physical correspondence between the way transistors behave in sub-
threshold and the way membranes with a population of ion channels behave.. 
Figure 2-8: Floor Plan Of 10 Stages Of The Cochlea chip: The square boxes represents second 
order filter section, r and Q represents bias inputs. [2] 
The output taps of the network act as "crude inner hair cells" allowing monitoring of the 
signal. Mead highlighted one of the main problems of implementing biological systems in 
silicon, that of scale and interconnection networks within the biological system. Since then 
many implementations of sections of the early auditory process have been constructed, for 
example Mead [20] [2], Bor [21], Lyon [22][25], Schaik [23], Lazzaro [24]. 
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2.3 Integrate-And-Fire Neuron Modelling 
Modelling of integrate-and-fire neurons in silicon has been undertaken by many researchers 
using a number of methods to overcome the problems posed. The level at which the model 
accurately mimics biological mechanisms is a key issue. There are multiple approaches to 
modelling biological neurons. Two of these methods which have been developed [4] are 
integrate-and-fire neurons - as detailed in this thesis - and those based on Hodgkin-Huxley's 
equations [1]. In both cases the main problems involved in the silicon implementation of 
integrate-and-fire neurons within any "biological based system" are the time constants involved 
and interconnection network. 
The very long time constants (lms to 50ms) involved with the integrate-and-fire neuron 
model requires a very small input current. The refined leaky integrate-and-fire neuron model 
also requires a large value of resistance in parallel with the capacitor (see Figure 2-9). 1 The 
practical values of capacitance C in the lpF - lOpF range, resulting in values of resistance 
R in the Gl range, which are outside the normal aVLSI resistance range found on chip. As 
the capacitance value is fixed when constructed the requirement is for a programmable resistor 
operating in the Gl range. 
Passive resistors (e.g polysilicon resistors) do not exceed kQ range, this method was rejec-
ted due to the area instensive and fixed value nature of the constructed device. Active resistors 
can be constructed into the MZ range, having fixed value with linearity is limited to small 
voltage ranges, and are therefore unsuitable. Switch capacitor resisitors use the transfer of 
charge in discrete time to simulate resistors, this allows high values of programmable resistance 
to be constructed. The overhead to this approach is the requirement for two non-overlapping 
clock signals to control the charge transfer and the switching transistors arrangement. This 
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Figure 2-9: Integrate-And-Fire Neuron Models: A) Standard, B) Leaky. 
The standard approach to modelling of the small level currents is to use sub-threshold 
currents [1] [2] [3].  Mead's implementation can be seen in Figure 2-10. The sub-threshold 
circuit's operation is as follows: 




• With V0 at ground, V is lower than threshold value of amplifier. The discharge path for 
capacitor C is closed and the charging path open. 
. As input current un is applied V increases until the threshold of the amplifier is reached. 
• V0 goes to Vdd. 
• Capacitor C1 ensures a secure feedback path, V is higher than threshold of amplifier and 
depend on values of Cf and C. 
. As the pulse begins the discharge path for V opens, and the charging path is closed. 
• The control signal V,, sets the discharge time of C, and therefore the pulse width. 




11 11111111111 	VO  
GND 
Figure 2-10: Integrate-And-Fire Neuron: I - input current, V0 - output voltage, V - voltage 
capacitor and 14, - voltage controlling width of output pulses [2]. 
Another solution to implementing integrate-and-fire neurons is proposed by Wolpert [4]. 
This implementation models more accurately the various potential shapes generated in a bio-
logical neuron, i.e. presynaptic membrane potential etc. The implementation allows excitatory 
- inhibitory inputs, sensitivity and persistence, refractory duration and strength (see Figure 
2-11). 
2.3.1 Interconnect 
Biological neurons have large interconnection networks, with each neuron being connected to 
a possible 10000 other neurons. The effects of these "networks" of interconnection, as in the 
sound segmentation system, are under study [26] [27]. In a software constructing large inter-
connection networks is not a limiting factor. However the modelling of large interconnection 
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Figure 2-11: Neuromine [4]. 
2.3.2 Summary 
This section has briefly investigated the various methods that have been applied to overcoming 
the inherent problems of implementing hardware integrate-and-fire neurons and neural net-
work. The problems involved in implementing integrate-and-fire neurons in silicon have been 
identified, long millisecond time constants and inter-communications between neurons. 
2.4 Summary 
This chapter has given a brief introduction to the modelling of integrate-and-fire neurons and 
various methods of modelling biological auditory processes in both hardware and software with 
their associated problems. These themes will be explored and expanded in later chapters of 
this thesis, allowing the integrate-and-fire neural networks (SPIKE I and SPIKE II) developed 




This chapter describes the classic biological neuron's operation, and highlights those character-
istics which could be applied to the development of artificial neural models. Artificial neural 
models are described, from those intended to implement practical tasks to those intended to 
model actual biological neural processes. Although not the most biologically accurate model 
the integrate-and-fire neuron offers a good compromise between practical implementation and 
biological realism. Information coding and the effect of interconnect are discussed as these are 
important issues in assessing any network's output. 
3.2 Biological Neuron 
3.2.1 Introduction 
The brain is often considered to be a massively complex, nonlinear and parallel computer, of 
which only an incomplete knowledge exists [38]. It consists of approximately 1010  neurons 
each connected to approximately iO other neurons, and so the number of processing elements 
and interconnections is huge. The brain performs high speed real-time operations such as 
hearing and vision, and yet individual neurons are very slow, operating on millisecond time 
scales. The reason that the brain can be slow and yet perform so powerfully is thought to 
lie in the huge interconnectivity, the architecture (i.e. the way in which the connections are 
made) and the way information is encoded. Researchers are therefore interested in biologically 
inspired or neuromorphic systems, where the principles on which the brain works might be 
applied to build powerful computational systems. 
3.2.2 Classical Biological Neuron 
Neurons are the basic information processing element [2] of the nervous system. They consist 
of typically three main parts: dendrites, soma and axon (see Figure 3-1). 
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Fine fibres called dendrites act as information receivers for neurons. These fine fibres 
around the neuron cell body (or soma) form a structure called the dendritic tree. 
Axons are the inter-neuron communications equivalent of transmission lines, carrying impulses 
from one neuron to another. The axon is a long fibre which splits into finer filaments. Each 
filament finishes in a small end bulb, which almost touches the dendrites, soma or axon of 
neighbouring neurons. 
This axo-dendritic gap is called a synapse. Electrical activity in the axon causes chemic-
als (called neurotransmitters) to be released which diffuse across the gap. Receptors on the 
dendrite, activated by the diffusing neurotransmitters, translate chemical activity into elec-
trical activity, by way of ion flow through the membrane. This current flow results in a signal 
propagating down the dendrite to the soma. Each dendrite can have multiple synapse connec-
tions, allowing massive interconnection networks to be developed. The effect of a synapse on 
the dendrite can be excitatory, i.e. increasing the likelihood of the receiving neuron firing, or 
inhibitory, decreasing the likelihood of the receiving neuron firing. 
A neuron's membrane potential is a measure of the difference between the interior and 
exterior membrane potentials [33]. When not firing, the membrane potential is typically in the 
range —40mV to —90mV, this is called the resting potential. If the membrane potential is less 
than the resting potential the cell is said to be depolarised. For membrane potential greater than 
resting potential it is said to be hyperpolarised. 
The membrane of the cell provides a resistance to the flow of ions between interior and 
exterior compartments, and can considered to be a resistor Rm. The lipid bilayer acts as an 
insulator between two conducting fluids, allowing the storage of charge, as with a capacitor 
Cm. As the two are in parallel a time constant T is generated [33]. 
TR m .Cm 	 (3.1) 
The membrane resistance also acts as a drain on the charge stored on capacitor Cm should 
the input level decrease below that necessary to increase or maintain VCm 
The soma (or cell body) responds to the sum of these inputs after a short delay (i.e. period 
of latent summation) over a short period of time. If the neuron's membrane potential exceeds 
a certain depolarisation threshold, a voltage pulse (action potential) is emitted via the axon. 
After the axon transports a neuron pulse, it is disabled for a period of time (the refractory 
period) no matter what excitation is applied. The length of the refractory period is not uniform 
for all neurons. 
Using biology as a starting point for developing artificial neural networks suggests: 
• A highly parallel information processing system, dealing with many tasks at once both 
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Figure 3-1: Classic Neuron Structure: A - cell nucleus, B - cell body (soma), C - synapse, D 




• Processing of information is local; biological neuron inputs and outputs occur over 100 
microns [34] [38]. 
• The synapses can impose either excitatory or inhibitory effects on the receiving neuron 
in response to a signal and this can be modelled by a weight. 
• All weighted inputs are "summed" by the processing element mirroring the action of the 
soma. 
• The processing element's output state only changes under defined circumstances, and a 
single output results. A biological neuron fires only once, with its output (a single signal) 
propagating down its axon. 
• A processing element's output may be shared by many neurons; a neuron's output signal 
is transmitted via its axon to as many as iO other neurons. 
• A high degree of fault tolerance is suggested, as the brain is capable of withstanding 
damage though injury and neuron loss through age. Biological systems also exhibit a 
degree of fault tolerance to incomplete or faulty data presented to them. 
3.2.3 Encoding Information 
A neuron must receive a number of incoming pulses or spikes to fire. Firing is more likely to 
occur if the incoming impulses are closely spaced in time, therefore the total number of spikes 
required depends on the inter-spike time intervals. With no overall control signal, (e.g. a clock,) 
neural systems are asynchronous systems being fed asynchronous data. Therefore the resultant 
system output will have a less defined structure than a synchronous system's output. Several 
means of interpreting the output from biological neural networks have been put forward: 
• Firing Time 
The absolute time at which the neuron(s) fire contains all relevant information. 
• Firing Rate 
The frequency of neuron(s) pulses contains all relevant information. It has been argued 
that this method is incapable of carrying the required data for fast cortical functions [37]. 
• Time To First Spike 
The time of the first neuron spike after a stimulus is applied contains the more important 
information, since the brain does not have time to evaluate more than one spike per 
processing step [52]. 
• Phase 
Information is encoded with respect to a local/global background oscillation. 
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• Spatio - Temporal 
The information is stored in the inter-relationship of the neuron firing times and rates, e.g. 
clustering in the sound segmentation algorithm output [42]. This method of encoding 
data allows relatively slow firing neurons to pass data quickly. 
3.2.4 Summary 
In this section the construction and behaviour of a classical neuron has been illustrated. The 
properties of the cell membrane have been shown to exhibit charging characteristics similar to 
those of a parallel capacitor and resistor. This supports the use of the integrate-and-fire neuron 
model as it models these characteristics. The interpretation of the output from neural networks 
and those traits which could be applied to artificial neural networks have also been discussed. 
3.3 Artificial Neural Networks 
Typically, artificial neural networks have been used as pattern classifiers and control / dia-
gnostic tools. Recently, however, interest in neuromorphic or biologically inspired circuits, 
such as silicon retinas / cochleas has developed. Modelling biological systems in software, or 
hardware, assists in the further understanding of the functionality of biological systems. Such 
modelling also helps to develop novel solutions to practical engineering problems [35]. 
Features of artificial neural networks which can be inferred from biology include: 
• Simple processing units (neurons) operate on incoming information. 
• Information flows between neurons through interconnections. 
• Each interconnecting link has an associated operator, which modifies the transmitted 
signal. 
• Each neuron applies an activation function to its summed weighted inputs in order to 
determine its output signal. 
• Local information processing. 
• Memory, either long term or short term. 
• Synapse or modifier learning. 
• Excitatory or inhibitory synapses. 




• Architecture - neural networks usually contain many layers of "neurons" (not all may be 
visible). The interconnection relationship between these layers of "neurons" forms the 
network architecture. 
• Training / learning algorithm - this is the process by which the modifier or weight is set 
or updated. 
. Activation function - this limits permissible neuron output amplitude, usually in the 
range 0-1 or -I to 1. 
Creating a hardware system of 1010  neurons and iO interconnect neighbourhoods, as found in 
the brain, is at present impractical [35]. A level of abstraction is required. 
3.3.1 The Development Of Neural Models 
The development of artificial neural networks has progressed in fits and starts over the years, 
however recently, renewed interest has accelerated their development. Figure 3-2 shows the 
progressive development of artificial neural networks since the 1940s. 
1940 
McCulloch-Pitts Neuron 1943 
1950 	 Hebb Learning 1949 





Associative memory Neural Networks 1972 
Hopfield Nets 1982 
Neocognition 1983 
Boltzmann Machine 1983 
Backpropagation 1985/86 
Neuromorphic Engineering 1987 
Figure 3-2: Development Of Neural Networks. 
Presently there are three main artificial neural network models; McCulloch-Pitts, activation 
function and integrate-and-fire [37]. Biologically realistic models based on the behaviour of 
known biological mechanisms will be briefly discussed. With increased interest in biological 
or neuromorphic systems the integrate-and-fire neuron and the more generic spike response 




3.3.2 McCulloch-Pitts Model 
This was the earliest form of neural model, and led to the development of multi-layer per-
ceptrons (MLPs), Hopfield nets and Boltzmann machines. The features of this model are: 
. At any point in time the neuron is either firing (output = I) or is inhibited (output = 0). 
• Individual neurons are connected by weighted paths. Weights are either excitatory (pos-
itive) or inhibitory (negative). All excitatory weights must have the same value. 
• Each neuron has a threshold set so that; (a) if the summed input to that neuron is greater 
than the threshold, the neuron fires; (b) inhibition is absolute, i.e. any inhibitory input 
prevents the neuron firing. 
. A time step may be introduced when crossing a connection. 
The output from this model is binary. Computations with digital input / outputs, such as logic 
gates, can be constructed (see Figure 3-3). Physiological behaviour in which there is a time 
delay can be modelled by a network, if an algorithm with temporal characteristics is used. 
3.3.3 Activation Function Model 
In this model a weighted sum of inputs is applied to an activation function, which has a con-
tinuous set of output values (see Figure 3-4) [32] [37] [38]. 
Equation (3.2) gives Uk,  the sum of weighted inputs, 
Uk = 	 (3.2) 
Equation (3.3) gives the output Yk, 
Yk = 	- O) 	 (3.3) 
The activation function W is usually nonlinear, since creating a multi-layer network with 
linear functions is pointless, as a linear function of a linear function is also linear [34]. Com-
monly used nonlinear functions are the binary sigmoid and the bipolar sigmoid (see Figure 
3-5). 
The sigmoid, logistic and hyperbolic tangent functions are commonly used in back-propagation 
trained neural networks. This is due to the simple relationship between the value of the function 
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Figure 3-4: Activation Neuron Model.: X1 to X - external inputs, Wkl to Wk - weights, Uk 










Figure 3-5: Activation Functions. 
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Interpreting the output of the activation neuron as the firing rate of a biological neuron 
gives greater biological realism. However, taking neuron firing rate as a measure of encoded 
information has been questioned, hence the interest in spatio-temporal formation encoding 
[41]. 
3.3.4 Integrate-And-Fire Model (or Spiking Model) 





= —membrane + R(Isynapse + Iex ternai) 	 (3.4) 
Where R and C are neuron resistance and capacitance, membrane is the neuron's mem-
brane potential, Isynap se /Iexternal are synaptic and external inputs. Let 1(t) = (Isynapse + 
'external) and multiply by 1, 
d(membrane) - membrane 1(t) 
dt 	- 	RC 	
(3.5) 
The behaviour of the integrate-and-fire neuron is as follows. An incoming current is integ-
rated by a capacitive element until a threshold is reached. The neuron then fires, the membrane 
potential is then reset and held low for a refractory period. A resistance in parallel with the 
capacitive element allows a small current to leak away from the integrated membrane potential. 
There are two classifications for integrate-and-fire neurons dependent upon the shape of their 
output pulses; type A is a purely rectangular pulse and type B is a shaped pulse. Figures 3-6 
and Figure 3-7 illustrate the basic and leaky integrate-and-fire neural models. 
V= J.. I I(t).dt 
C) 
t=O 
Figure 3-6: Basic Integrate-And-Fire Neuron Model 
Another possible addition to the integrate-and-fire model is a "relative refractory period". 
This acts as a temporary increase in the threshold level at the end of the absolute refractory 
period, having the result of making it more difficult for a neuron to fire again [52]. 
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Figure 3-7: Leaky Integrate-And-Fire Neuron Model 
The non-leaky model acts as an oscillator with a fixed input applied, firing at a constant 
rate. When receiving a constant width and magnitude pulsed input, it functions as a counter, 
firing on every N 1h  pulse. The leaky model behaviour is dependent on the 'r = RC time con-
stant. It performs temporal integration for r > mean inter-spike interval (minimal leakage) 
and fluctuation detection for r < mean inter-spike interval (maximal leakage) [32] [41]. This 
is a more biologically plausible neuron model, (due to its integration over time of the weighted 
inputs and inactivity after firing) than that of both the McCulloch-Pitts and the activation func-
tion models. However it is not considered to model the biologicaF neuron's computational 
functionality and structure completely. 
Recent work by [42] [45] [40] [46] has evaluated the performance of integrate-and-fire 
neural networks, and has shown that logical and mathematical functions can be modelled using 
integrate-and-fire neurons. 
The effect of the excitatory / inhibitory post-synaptic potentials [41] [44] has been invest-
igated. Increasing and decreasing piecewise linear functions gives greater computation power 
than piecewise constant functions. Although this is an improved neural model it does not take 
into account other data processing elements, such as dendrites, and the spatial structure of a 
neuron. Integrate-and-fire neurons are sometimes described as point or single compartment 
neural models for this reason. 
3.4 Spike Response Model 
This models the generic behaviour of a biological neuron's activity without the model becom-
ing too complicated [52]. The neural activity is modelled in terms of its firing times, input from 
presynaptic neurons and the effect of weighted interconnect. The state of the neuron model at 
any point in time is given by a linear superposition of all three quantities. The spike response 
model is a more generalised model than the integrate-and-fire model. 
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3.5 Biological Modelling 
For years neurobiologists have been trying to accurately model the biological neuron's internal 
functions. With the recent development of the neuromorphic engineering field, silicon has 
become an option for implementing these models. These more biologically accurate models 
identify small areas of biology and implement them as computer simulations or integrated 
circuits. 
3.5.1 Conductance Based Modelling 
An example of this is the Hodgkin-Huxley model, where the behaviour of the giant axon of 
the squid cell is described by four differential equations. This provides highly detailed inform-
ation about single neuron, however for a large network of neurons it would be excessive [52]. 
Mahowald and Douglas [1] developed a real-time analogue integrated circuit modelling biolo-
gical neuron behaviour, (the model does not model dendritic communication or structure). 
3.5.2 Compartmental Modelling 
This method uses ordinary differential equations to describe the neurobiology developed from 
telecommunications cable theory. Compartments representing somatic, dendritic or axonal 
membranes are expressed as infinitely small sections of "cable" containing resistance elements, 
capacitive elements and voltage sources (see Figure 3-8) [48]. This low level description of the 
dynamics of the system also take into account the structure of the neuron, unlike the previously 
described models. 
These models can be simulated using computer packages, e.g. Neuron, Genesis, HSpice. 
The accuracy of such simulations depends on the constraints placed upon it. Modern computers 
have made it possible for simulations of large numbers of compartments. However, a simple 
implementation in silicon is quite different. 
Elias [49] uses a compartmental approach to model dendrite sections in silicon, but his 
system requires a workstation to function. This type of simulation more realistically models 
the structure of the dendrites but not the neuron body itself. Switched capacitor techniques 
are used to implement conductances, and weight storage is achieved by using floating gates or 
flux capacitors. All synapses share the same clock signal, therefore individual variation of the 
synaptic conductance is not possible. 
Going down to this level of abstraction to construct a single chip sound segmentation sys-
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Figure 3-8: Dendritic Compartment: Rm resting membrane potential resistance, Cm resting 
membrane capacitance, f half axial resistance. 
3.6 Excitatory I Inhibitory Interconnect 
The effect of weighted interconnect is to modify the behaviour of an artificial neural network 
(see Figure 6-29 and 6-30). Excitatory interconnect advances the firing time of any neuron 
under its influence, while inhibitory interconnect retards the firing time (see Figure 3-9 and 
Figure 3-10) [27] [47]. Figure 3-11 illustrates the importance of the arrival time of the incom-
ing neuron spike. In the sound segmentation algorithm, the effect of excitatory interconnect 
is to create the "clustering" effect of neurons firing together, (see Figure 3-12). 
3.7 Summary 
This chapter has described the classic biological neuron and highlighted those characteristics 
which could be applied in the development of artificial neural models. Artificial neural models 
have been described, from those intended to implement practical tasks to those intended to 
model accurately biological neural processes. The integrate-and-fire neuron has been imple-
mented on the grounds of practicality and relative biological realism. The effect of information 
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Figure 3-9: The Effects Of Local Interconnect: 0 represents neuron firing threshold. 
Top Trace - neuron charging and firing without any interconnect effects. Second Trace - 
pre-synaptic neuron firing. Third Trace - post-synaptic neuron charging affected by excitat-
ory interconnect i.e. the neuron firing time is advanced. Bottom Trace - post-synaptic neuron 
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Figure 3-10: The Effects Of Local Interconnect: Top Trace - an idealised section of cochlear 
filterbank frequency response, the filters are relatively wide band and overlap one another. A 
signal applied to the cochlear may influence several frequency channels. Middle Trace - the 
integrating nodes of the middle three frequency channels are shown. The middle trace shows 
the yellow channel neuron reaching threshold and firing. The effect of the excitatory weighted 
interconnect is cause to its neighbours to fire a short time later. Bottom Trace - shows the wave 
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Figure 3-11: The Effect Of Positive Interconnect: 0 represents neuron firing threshold. Top 
Trace shows the charging characteristic for a integrate-and-fire neuron; (A) represents the point 
on the charging characteristic when an incoming spike would have maximum effect; (B) rep-
resents the point where an incoming spike would have the minimum effect. Bottom trace 
shows neuron output, 8tmax represents the maximum shift in time due to an incoming spike, 
R mi, represents the minimum shift in time due to an incoming spike. Note that inhibitory 












































Figure 3-12: The Effect Of Positive Interconnect: Top Traces show the charging character-
istics and firing pattern for a neural network with no interconnect. Bottom traces show the 
charging characteristics and neuron firing pattern for a network with a interconnect neighbour-
hood of +1- 2 neurons. This results in the firing times of neurons 1, 2, 4, 5 being advanced and 
clustering round neuron 3. 
Chapter 4 
The Mammalian Auditory System 
4.1 Introduction 
In this chapter a neuromorphic sound segmentation system developed by Smith [9] is described. 
The algorithm is based on present knowledge of the mammalian early auditory process. The 
output from the computer based algorithm has 32 channels of spatio-temporally encoded data, 
and mimmicks the output of the biological system. Speech generation mechanisms are described 
as these signals impact on algorithm time constants and speech is used as a test signal for the 
algorithm. The human early auditory process is then reviewed, showing how a physical move-
ment of air is converted into electrical signals and transmitted to the brain. Finally the sound 
segmentation system is described in terms of engineering abstractions of biological functions. 
4.2 Speech Generation 
To understand the operation of any system, a knowledge of the input it receives is required, 
i.e. for the purposes of this project we need to understand speech generation. Two mechanical 
processes are responsible for the production of speech in conjunction with the respiratory sys-
tem and speech centres of the brain [54]. The two processes are phonation and articulation I 
resonance. 
Phonation 
This involves the vocal chords within the larynx, which protrude from the walls of the larynx 
toward the centre of the glottis (i.e. the opening at the upper end of the wind pipe between the 
vocal cords). These cords are controlled by several specific muscles and operate in two modes: 
breathing, vocal cords allow unobstructed passage of air flowing in and out of the lungs. 
phonation, vocals cords close, constricting the air flow between them thus causing vibra-
tions. The pitch of the vibrations is controlled by the stretch, mass and proximity of the 
cords. 
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Articulation / Resonance 
Vibrations produced by phonation can be modified by the action of the lips, tongue and soft 
palate; during speech their interaction shapes the sound. Surrounding bodies such as the mouth, 
nose, nasal sinuses, pharynx and chest cavity resonate vibrations to accentuate sounds of relat-
ively low frequency. 
The frequencies found in speech are fairly low, peaking at around 2kHz. The time con-
stants for the sound segmentation algorithm are set by the movements of the lips, tongue and 
soft palate. 
4.3 Human Auditory System 
By examining the biological function, an artificial system can be engineered to approximate 
functionality. The conversion of sound (the displacement of air) into neural signals which the 
auditory centres of the brain can comprehend is handled by the ear drum and cochlea. 
4.3.1 Sound Transmission To The Cochlea 
The auditory canal channels sound to the tympanic membrane or ear drum, which is cone-
shaped with its apex oriented upward and away from the auditory canal. The centre of the 
tympanic membrane is attached to a series of interconnecting bones, i.e. the malleus, incus 
and stapes (see Figure 4-1). The stapes face plate rests on the oval window of the cochlea. 
The sound induced vibrations of the tympanic membrane are transferred through the malleus, 
incus, stapes-chain to the oval window, resulting in fluid displacement inside the cochlea. 
4.3.2 The Cochlea 
The cochlea contains three fluid-filled tubes coiled side by side: scala vestibuli, scala media 
and scala tympanic (see Figures 4-1 and 4-2A). The vestibuli and media are partitioned by the 
Reissner membrane, which is so thin it offers no resistance to fluid flow. It can thus be ignored 
for practical purposes. 
The basilar membrane partitions the media and tympanic tubes. Its surface is covered by the 
"organ of Corti". This contains the hair cells which convert fluid displacement into electrical 
signals. The basilar membrane contains 20,000 to 30,000 fibres lying width ways. These fibres 
give the basilar membrane its frequency response. 
The frequency response of the basilar membrane varies with length, from high frequencies 
at the oval window to lower frequencies at the tip of the cochlea. Pressure on the oval window 
results in a pressure wave travelling along the basilar membrane and in the round window being 
displaced. A pressure wave propagates down the basilar membrane until its natural frequency 
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Figure 4-1: Tympanic Membrane And Cochlea (N.B. The cochlea is unwound for clarity) 
[55]. 
matches the resonant frequency of the membrane. The energy contained within the pressure 
wave is then dissipated by the increased displacement of the basilar membrane, after which 
point the pressure wave quickly terminates. 
4.3.3 Organ Of Corti 
Located on the surface of the basilar membrane and fibres (see Figure 4-2B), the Organ of Corti 
contains the receptor, or hair cells, which generate electrical signals in response to membrane 
movement. There are two types of hair cell. 
Inner hair cells, numbering about 3,500 for humans, are positioned in a single row along the 
length of the basilar membrane. Afferent fibres carry auditory information from the cochlea to 
the central nervous system, their cell bodies are located in the spiral ganglion in the inner wall 
of the spiral lamina. These cells are bipolar, with one process projecting to the hair cells and 
the other to the cells of the cochlear nucleus in the brain stem. Each inner hair cells receives 
about 90% to 95% or 20 fibres per hair cell, the remaining 5% to 10% go to the outer hair cells 
[61]. 
The outer hair cells are located in 4 rows running the length of the basilar membrane and 
numbering approximately 15.000 for humans. Outer hair cell are innervated by fibres from the 
superior olivary nucleus (see Figure 4-3). These efferent fibres have few connections to the 
brain; their main purpose is to provide positive or negative feedback to the basilar membrane 
(unless inhibited) via the outer hair cells and not to as act motion detectors [2] [61]. 
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A pressure wave causes the basilar membrane and tectorial membrane to move relative 
to one another converting vertical motion into horizontal motion. Small hairs, or stereocilla 
extending from the inner hair cells, that are embedded, or touch the surface gel of the tectorial 
membrane, detect this motion. Hair cells have a directional response; hyperpolarizing when 
bent in one direction and depolarising when bent in the opposite direction, resulting in oscillat-
ory firing of axons in the auditory nerve. The mechanics of the hair cells as well as the basilar 
membrane may influence the frequency selectivity of the Organ of Corti. 
4.3.4 The Auditory Pathway 
The auditory pathway (see Figure 4-3) is the means by which information is transported to 
the relevant sections of the cortex. The auditory pathway presents the auditory centres of the 
cortex with several spatial representations of "sound" frequencies, also the cortex itself con-
tains further representations. Three different representations are found in the cochlear nucleus, 
a further two representations in the inferior colliculi, one precise representation for discrete 
sound frequencies in the auditory cortex, and at least another five in the auditory cortex and 
associated areas [54]. 
Certain cochlear nucleus cells respond particularly to sound onsets [53]. It has been sugges-
ted that these biological mechanisms are organised in two-dimensional maps with frequency 
being one dimension versus excitatory (for onset) or inhibitory (for offset) delay [12]. 
This is a highly simplified view of the early human auditory process and is intended to 
given a general overview of the biology involved. 
4.3.5 Summary 
In this and the previous sections, the generation of speech and its conversion into neural signals 
has been briefly described. Using this information a biologically-inspired sound segmentation 
system has developed. 
4.4 System Overview 
The sound segmentation system is software-based (see Figure 4-5) [9]. It does not try to 
model the exact biological detail of the mammalian early auditory process as this is impractical 
in both software and hardware, due to the number of neurons and interconnections required [2]. 
Rather, the action of particular biological systems has been converted to a simple engineering 
equivalent. This reduces the complex biological system to an implementable engineering prob-
lem. 
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Figure 4-2: Bisected Cochlea [55]: Panel A shows a section through one of the turns of the 
cochlea, Panel B shows the organ of Corti: I - basilar membrane, 2,- Hensen's cells, 3 - Deiter's 
cells, 4 - endings of spiral afferent fibres on outer hair cells, 5 - outer hair cells, 6 - outer pillar 
cells, 8 - tunnel of corti, 9 - inner pillar cells, 10 - inner phalangeal cells, 11 - border cell, 12 - 
tectorial membrane, 13 - type I Spiral ganglion cell, 14- type II spiral ganglion cell, 15 - bony 
spiral lamina, 16 - spiral blood vessel only found in base of cochlea, 17 - cells of the tympanic 
lamina, 18- axons of spiral ganglion cell (auditory nerve fibres), 19- radial fibre. 
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Figure 4-3: Auditory Pathway [55]. 
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Sound Conversion 
The microphone / digitisation process converts speech into a form the system can manipulate, 
via the movement of a diaphragm. Both biological and electrical transducers perform imped-
ance and gain control functions enabling the system to cope with varying conditions, although 
artificial systems cannot provide the same dynamic range. 
Bandpass Filtering 
The cochlea I Organ of Corti functions act as a bandpass filter bank. This is modelled by the 
basilar membrane module of the AIM human auditory model [56]. In the algorithm, 32 relat-
ively wide band logarithmically spaced channels between 100Hz and 10KHz are modelled, 
with filter characteristics based on present knowledge of the human cochlea [57]. For each 
band a measure of energy is computed via a full wave rectification stage. 
Onset/Offset Filtering 
The output of the rectifier stage is then fed to an onset / offset filter bank, modelling the effect 
of the inner hair cells and spiral ganglion auditory nerve. The filter characteristics used are 
either a difference of exponentials or a half difference of exponentials; both take the difference 
between a short time average and a longer time average. The system is causal with both filters 
being maximum at t = 0 and 0 for t < 0, so that the convolution does not extend forward in 
time. A frequency channel with increasing signal strength results in a positive output from the 
onset/offset filter bank, a decreasing signal strength results in a negative output. 
The output of this stage does not represent the output of any particular cell, it represents 
the response of a population cells to sound onsets and offsets. The filter output increases at the 
start of a sound and decreases as the sound decreases. 
Spatio-Temporal Clustering 
Two process streams are now generated, one for onsets and another for offsets (i.e. inverted 
onset signals). The functions performed on both streams are identical: 
. Half wave rectification removes the negative half of the signal (see Figure 4-4). 
Logarithmic compression is performed to increase the dynamic range of the signal, mod-
elling compressive biological effects. 
• An integrate-and-fire network then spatio-temporally clusters the incoming signals across 
channels and time. Each neuron has a weighted interconnection neighbourhood of +1- 5 
neurons. 
Figures 4-6, 4-7, 4-8 and 4-9 show signals output from various stages of the sound seg-
mentation algorithm'. Each trace contains 29 frequency channels in the range 60Hz (bottom) 
to 6000Hz (top) with the x axis being time in milliseconds. Figure 4-6 shows the output from 
the bandpass filter bank. Figure 4-7 shows the output from the rectification stage. Figure 4-8 
'Supplied by Dr Leslie Smith using TIIvII1T database drl/fsjkl/sal. 
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Figure 4-4: Generation Of Onset And Offset Streams: Top trace shows the output from the 
onset/offset filter bank. Middle trace shows the inverted and half wave rectified offset signal. 
Bottom trace shows the half wave rectified onset signal. 
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Figure 4-6: Bandpass Filter Output: An example of the output from the bandpass filter stage. 
respectively shows the output from the logarithmic compression stage for onsets and offsets. 
Figure 4-9 shows the combined onset (positive going) and offset (negative going) spike map 
output from the integrate-and-fire neural network. 
Smith has developed these ideas using the sound segmentation algorithm as a basis by 
looking at voice detection, onset encoding and amplitude modulation [58] [59] [60]. With long 
term development a new type of hearing aid based on Smith's work could be developed to 
bypass damaged early auditory processes. 
The aim of the work described in this thesis is to develop and implement in silicon the 
integrate-and-fire neural network section of the sound segmentation algorithm. The net-
work should be capable of biologically realistic time constants and have a simple interface, 
allowing real-time data generated by the algorithm to be applied for comparison purposes. A 
more detailed description of the specification and resulting implementation are given in later 
chapters. 










Figure 4-7: Rectification Stage Output: An example of the output from the rectification stage. 
4.5 Summary 
This chapter has described the neuromorphic sound segmentation algorithm developed by 
Smith [9].  The algorithm is based on present knowledge of the mammalian early auditory 
process. Speech generation mechanisms have been described as these impact on algorithm 
time constants and speech is used as a test signal for the algorithm. The human early auditory 
process has been reviewed, showing how physical movement of air is converted into elec-
tric signals and transmitted to the brain. Finally the sound segmentation system has been 
described in terms of engineering abstractions of biological functions. 
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Figure 4-8: Logarithmic Compression Output For Onsets And Offsets: (A) an example of 
onset signals after compression, (B) an example of offset signals after compression. The blue 
line highlights the first major difference between the onset and offset traces. 
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Figure 4-9: Combined Output Of The Onset And Offset Integrate-And-Fire Neural Networks: 





This chapter assumes limited or no knowledge of the construction of integrated circuits and 
the problems which can arise, those familiar with the process may wish to ignore this chapter. 
The design cycle and fabrication steps involved in the production of integrated circuits are 
described. Sources of possible error inherent in the production process will be discussed and 
solutions are suggested which minimise the impact on performance. The techniques considered 
and selected for implementing the integrate-and-fire neuron network are also discussed. 
5.2 Fabrication Issues 
The fabrication of integrated circuits is a complicated process, which can affect the final per-
formance of a circuit. No production process is perfect. An understanding of it and those 
errors which can occur is useful. The general design flow (see Figure 5-1) to produce a fin-
ished design which works, requires effective development, verification and testing. 
Evaluating circuits using a simulator, in this case HSpice, requires careful consideration 
of the results. Modern simulators now come with many options leading to difficulties when it 
comes to selecting the "right" ones for your particular requirements [69]. In HSpice compon-
ents are represented as models, i.e. transistor, resistors etc, for which parameters can be set. 
Interconnect between components is by node name or number ignoring the effects real inter-
connect would create. Also the process data supplied by fabrication plants for such simulators 
usually comes in the form of minimum, typical and maximum values [72]. This variation can 
result in three different results for the same simulation. 
Layout of a circuit converts a purely numerical representation into rectangles which rep-
resent different layers, i.e. polysilicon 1, metal 1. The design rules supplied with the Mietec 
2.4i process try to minimise the possibility of error due to fabrication techniques. This repres-
entation can then be converted to an HSpice representation with stray capacitances included, 
and resimulated for comparison purposes. These layouts are then converted to masks for use 
in the actual fabrication process. 
The basic processing steps used in the construction are: 
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• Photo-lithography - transferral of layer mask information to silicon wafer. This involves 
a photo-resist being applied to the wafer, which is then "soft baked" to remove solvents. 
A layer mask is placed above the photo-resist and the two exposed to ultraviolet light. 
The un-exposed photo-resist is then removed by a developer solution exposing the sur -
face of the wafer. The wafer is then "hard baked" to improve the exposed photo-resist's 
adhesion to the wafer ready for further processes. The remaining photo-resist can be 
removed when required. This is a positive photo-resist process, if a negative photo-resist 
was used the exposed areas would be removed by the developer solution. 
• Oxide growth - a layer of silicon oxide (Si0 2 ) is grown on the surface of the wafer. Some 
of the silicon wafer is consumed by the oxidation process (see Figure 5-2). The rate of 
silicon oxide growth is dependent on doping concentration, temperature and time. 








Figure 5-2: Silicon Oxide Layer. 
. Deposition - are processes by which layers of materials can be applied to a wafer during 
processing, such techniques are: 
- Evaporation - a source of required material is evaporated, then by controlling pres-
sure and temperature it condenses on the wafer. 
- Sputtering - a stream of high energy ions is fired at a source of wanted material 
freeing molecules which attach themselves to the wafer. 
- Chemical vapour deposition - either a chemical reaction between two gases results 
in solid molecules attaching to the wafer, or a single gas is heated freeing molecules 
which attach to the wafer. 
• Ion implantation - is the process by which accelerated impurity ions are embedded in the 
wafer. Ion implantation increases the impurity levels, although it causes the crystalline 
structure to be damaged and requires annealing afterward. Ion implantation has advant-
ages over diffusion in that it has a) accuracy, b) good reproducibility, c) takes place at 
room temperature and d) it is possible to create buried layers. 
• Diffusion - is the movement of impurities in the surface of the wafer or adjacent material 
when heated. The impurity profile is effected by the temperature / time relationship dur-
ing processing. The direction of diffusion is difficult to control with vertical and lateral 
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diffusion. Diffusion is used after ion implantation to repair damage to the crystalline 
structure of the wafer. 
• Etching - the removal of selected material from the surface of the wafer. There are two 
types of etch, wet using liquid agents (100% selective) and dry using ion beam, plasma 
and sputter techniques (not selective). Figure 5-3 show the profiles of wet and dry etch 
techniques. 
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Figure 5-3: Etch Characteristics: (A) wet etch profile, (B) dry etch profile. 
Alignment of different masks with respect to details already on the wafer is another prob-
lem in the fabrication process. Patterns are added to the masks to aid alignment and mask 
alignment tolerances are included in the design. These tolerances are based on mask toler-
ances, resist thickness / length of exposure / developing time, etch and aligning tolerances for 
the particular process selected. 
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These issues mean that the performance of the final chip design can vary across the chip 
due to doping levels, gate oxide thickness etc, unless the designer is aware of these possible 
problems and takes care to minimise their effect. 
5.3 Basic Transistor Construction 
The ideal transistor symbol representation in a book is far removed from that implemented in 
silicon (see Figure 5-4). 
In reality the transistor would not look like this and, if cut width-ways or length-ways it 
would probably look more like Figure 5-5. 
From Figure 5-5 it is clear that the design width and length are subject to small variations. 
These aspect ratio changes can effect everything on the wafer, therefore simulation of the 
circuit's performance may well not match the final implemented circuit performance. This is 
a boundary or fringing effect, most CAD packages treat components as 2 dimensional devices 
instead of three dimensional ones. To minimise its effects matched features should be laid out 
in the same orientation where possible. 
5.4 Process Variations 
The three classifications of process variations are local, global and gradient. 
• Local - small random variations (< 1jm 2 ) are distributed randomly over the die. To 
counter this features should be of a size that local process variation effects are minimised. 
• Global - the photo-lithographic and etching processes are one of the main causes of vari-
ation over the wafer. The variation characteristic is constant over the wafer. A technique 
called dimensioning can be used to minimise this effect. 
• Gradient - a parameter varies in a systematic manner over the wafer, i.e. gate oxide 
changes thickness. A technique called common centroid layout has been developed to 
minimise this effect. 
5.4.1 Dimensioning 
The photo-lithography process is prone to small errors. These small errors can result in 
matched element values drifting and degrading overall circuit performance [73]. Careful sizing 














Source 	Gate 	Drain 
Vgs 	
Vgd 





Transistor Layout: (A) transistor symbol for NMOS, (B) a layout representation, 
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Figure 5-5: Constructed Silicon Transistor: (A) length-ways cut, (B) width-ways cut. 
Figure 5-6 (A) shows ratioed capacitors (4:1). Errors (Sx) due to fabrication can effect the 
final value of this ratio. The final value of the capacitor ratio is set by, 
(X1 - Sx)2 
Ratio = 	 (5.1) 
(X2 Sx) 2 
In Figure 5-6 (B) unit capacitors are used to minimise this error. As the errors induced by 
the fabrication process are constant across the wafer, the ratio is unchanged. As the induced 
errors in (B) apply to all capacitors equal the overall ratio remains constant, which is not the 
case in (A) where the effect is disproportionate. However the implemented unit elements have 
to be realistic values. 
If a non-unit capacitor is the only option, its width (X 2 )and length (X3 ) can be set such that 
the effect of any error (6) is minimised. 
5.4.2 Common Centroid Layout 
Assuming the process variations are linear across the chip, a simple counter measure is com-
mon centroid layout [73]. Figure 5-7 panel (A) shows how oxide thickness can vary with 
distance and how that effects the value of oxide thickness (Tox) for the capacitor layout given. 
The common centroid layout counteracts this by laying capacitors out so they have the same 
centroid, i.e. the capacitors have the same effective gate thickness. Panel (B) shows the same 
techniques applied to a current mirror. For maximum benefit matched elements should be 
placed as close together as possible. 
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Figure 5-7: Common Centroid Layout [73]. 
Implementation Issues 
	 59 
5.5 Noise Coupling 
The combination of analogue and digital circuitry on the same die, can result in noise generated 
in digital circuits being coupled into analogue circuitry via power supply rails and substrate 
[73]. 
Separate power rails for digital and analogue circuitry reduce the effect of noise. This 
comes at the cost of an extra pin and possibly area. Using this method means latch-up is 
possible, to avoid this, in N well processes ground must be common at the power supply, for a 
P well process Vdd must be common. If the design is pin-limited and no extra pin is available 
to use, two bond pads connected to the same pin act to separate some of the common supply 
connection. Digital and analogue signal circuitry / lines should be kept separate where possible 
although this is not always possible. 
Substrate noise, is noise generated in one circuit that can be transferred to another via the 
substrate, as the substrate offers a high impedance path to ground. 
5.6 Stray Components 
The construction of CMOS circuitry can result in the generation of stray components within 
the circuit itself, leading to the performance of the circuit being compromised or complete 
failure. 
5.6.1 Capacitances 
In the MOS transistor as a result of the lateral diffusion during construction and the actual make 
up of the device itself can lead to stray capacitances being developed (see Figure 5-8). These 
capacitances can have a modifying effect on circuit performance with an RC time constant 
being formed and delaying signal transmission. 
Long lengths of interconnect also have stray capacitance associated with them. This can 
lead to coupling between lines and to the substrate. Interconnect for these reasons may require 
the use of buffers to drive these lines. 
5.6.2 Latch-up 
The CMOS process does not provide for the construction of high performance bipolar devices, 




CGDO 	 Gate 
II J53C 	
rT T 	lpxide  
Drain N+ 	 N+ Source 
C BD f CBcf 
	T GB  TBsi 
P 
Figure 5-8: Stray Or Parasitic Capacitor Formation On Transistors: CGDO  and CGSO - gate 
drain and gate source overlap capacitor due to lateral diffusion. CBD1, CBC1, C88 1 are the bulk 
drain, bulk channel and bulk source capacitors formed by pnlnp junctions. 
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Figure 5-9: Stray Or Parasitic Transistor Formation: The double headed arrows highlight the 
required npn and pnp transistors, the stray transistor elements are ringed. 
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the likelihood of latch-up occurring. Latch-up occurs when stray or parasitic transistors are 
formed (see Figure 5-9) resulting in the circuit latching into a particular state. 
Guard rings are used to minimise the chance of latch-up occurring. Guard rings are areas 
of strongly doped silicon connected via contacts and metallisation to the lowest potential. If a 
P Well process is used, the P+ ring could encircle those devices contained in the well and be 
connected to Vdd. The same could be applied to pnp devices, substituting N+ doping and Vss. 
The approach adopted was to place the relevant guard ring round groups of transistors within a 
cell, which is unwritten policy of the Integrated Systems Group. As an approach placing guard 
rings in this manner is area intensive and can lead to difficulties when routing interconnections. 
However this has to be trade off against the reduced possiblity of latch-up within your circuit. 
5.7 Summary 
The previous sections have looked at the design and manufacturing process for integrated cir-
cuits and identified possible sources of error. Design techniques to minimise these possible 
error sources have been discussed and are included in the implemented integrate-and-fire neural 
network. 
5.8 Design Criteria 
The techniques and processes used to construct the integrate-and-fire neural network, were 
selected to produce a highly parallel, real-time, circuit capable of time constants in the range 
lOms to SOms and capable of interfacing with the sound segmentation algorithm. 
5.9 Analogue Or Digital Implementation 
The standard question which has to be confronted head on is, "Why not use a digital signal 
processor or implement it digitally ?" 
• Analogue Or Digital Representation 
The world is an analogue environment, so representing an infinite number of analogue 
values with a digital representation is difficult, requiring floating point operations. Digit-
isation of the analogue signals would bring issues of accuracy and quantisation into play, 




. Power Consumption 
At the beginning of this project high speed digital signal processors (DSPs) consumed 
power in the region of several watts, and in general digital circuits do consume more 
power than analogue implementations. However, this boundary has become more blurred 
with recent low power DSPs from i.e. Texas Instruments. Analogue circuitry, in general, 
achieves lower power consumption than digital circuitry for the equivalent function. 
. Size 
As no multiplication or long time data storage is required, analogue implementation 
of algorithmic functions results in reduced die area being required, and an application 
specific circuit will offer improved performance. 
. Parallelism 
The sound segmentation algorithm has a very high level of parallelism with its 32 chan-
nels, which can be exploited in an analogue implementation. Although pipelining and 
multi-processor techniques exist, these bring added complexity to the implementation. 
• Asynchronous / Synchronous Systems 
Digital microprocessors are synchronous systems, all operations within the processor 
are controlled by a clock or timing signal. The analogue domain is strictly asynchronous 
requiring no clock signal. 
Vittoz has argued that low precision analogue VLSI is best suited to the implementation 
of "perception" machines [28], and the analogue shell interfacing the real world with a digital 
processing core is a commonly held view [30]. 
These views fit the description of the sound segmentation system, and with the overall aim 
of a completely integrated system offer the best option. 
5.10 Voltage Or Current Mode 
Fabrication processes are tuned to produce the best digital performance possible. With the 
reduction in rail voltages i.e. 5V reduced to 3.3V, analogue voltage domain performance will 
be reduced. Bi-polar transistor (BJT) and metal oxide semiconductor field effect transistors 
(MOSFET) are controlled current output devices, used to construct voltage oriented circuits 
[62]. Using the current domain to implement functions overcomes the reduction in rail voltage. 
Therefore using currents as a measure of numerical value offers advantages over voltage rep- 
resentations. 
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5.10.1 Saturation Or Sub-threshold Transistor Operation 
MOSFET transistors have several regions of operation depending on their bias conditions; 
these are cut-off, sub-threshold, linear and saturation. Sub-threshold techniques have been 
commonly used by neuromorphic designers since Mead did his early work [2] [68]. 
Sub-threshold currents are in the region of nA, or smaller, due to the biasing conditions of 
the transistors. Sub-threshold circuits are capable of high density packing, low power disapa-
tion and useful parasitic bi-polar devices, however edge effects, striation effects and random 
variation reduce the performance of circuitry by up to 50 % for PMOS transistors [68]. Sev-
eral sub-threshold models [69] exist, however, not all integrated circuit manufacturers offer the 
necessary support. Transistors operating in the weak inversion region produce sub-threshold 
current (5.2). 
Vg - VTO 	 i 	LQ. 
Id = Ise nUT  (e UT - e UT ) 	 (5.2) 
. Id - Current flowing into transistor drain. 
Is - Specific current of transistor. 
n - Slope factor. 
• V - Gate bulk voltage. 
• V, - Source bulk voltage. 
• VD - Drain bulk voltage. 
• VTO - Gate threshold voltage at equilibrium. 
. Weak inversion VD and Vs > VP - pinch off voltage. 
For transistors operating in the saturation region, i.e current> 11tA, is given by the current 
equation (5.3). This model is well understood and integrated circuit manufacturers can supply 
the relevant information. 
ILO.Cox W 
Ids = 	2 	
- 	- AVd 5 ) 	 (5.3) 
• Id, - Current drain source. 
• V9 - Voltage gate source. 
• Vd3 - Voltage drain source. 
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. Vt - Threshold voltage process dependent. 
. W - Width transistor. 
• L - Length transistor. 
• 	- Carrier mobility in channel. 
• C0 - Gate oxide capacitance per unit area. 
• - Channel length modulation parameter. 
• Saturation region Vds > Vgs - 4. 
The current domain was selected as it offered greater dynamic range than the voltage 
domain. Although it would be more biologically realistic to use sub-threshold techniques, 
the lack of manufacturer support and poor matching problems led to the saturation region of 
operation being selected. 
5.11 Pulse Stream Techniques 
This method of encoding data electronically has been continually developed at the University 
of Edinburgh, and has been applied to neural networks and signal processing via the Palmo chip 
[63] [64] [65]. Data is encoded in a data stream as either, pulses of fixed width and variable 
frequency, i.e. pulse frequency modulation, or as variable pulse widths in a fixed frequency 
signal, i.e. pulse width modulation (see Figure 5-10). 
Time 
0' 
Figure 5-10: Pulse Stream Data Encoding: Top Trace - pulse frequency modulation, bottom 
trace - pulse width modulation. 
Digital signals are robust, being either 1 or 0, and hence are less susceptible to noise and 
process variation than analogue signals. The pulse stream technique to transform analogue 
values into a digital representation aids transportation of signals over a network. 
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This system of transporting information over a network is simpler than virtual wires [66] 
or multiplexing data on / off chip [67], with less implementation overheads. Combining this 
and current mode techniques would create a simple means of inter-communication and control 
for pulsed current sources. 
5.12 Implementing Resistors On Chip 
In analogue VLSI it is sometimes necessary to implement resistors on chip, i.e. for RC filters 
and operational amplifier gain circuits. 
5.12.1 Passive Resistors 
Polysilicon can be used to construct resistors. This is simple, if area-expensive, for large values 
of resistance. 
RTotal = RD 
w
- 	 (5.4) 
• RTotal - Total resistance required. 
• RD - Resistance per unit. 
• W-Width. 
• L - Length. 
Therefore, 
RToial - W (5.5) 
RD 
For example a 1MI1 resistor using Mietec 2.7t process polysilicon 1, RD = 23ft w = 
43478 using a minimum width device of 3t, the length of polysilicon required is .1 30m. For 
1 GIl with minimum width device the length required is 130.43478261m. Diffusion can be used 
to model resistors on chip and uses the same formula to calculate and with higher resistance 
per unit area would reduce the length of the resistor. This diffusion technique suffers due to the 
nonlinear relationship between voltage and current. On chip implementation using polysilicon 
or diffusion technique is impractical and would not be truly flexible. 
Implementation Issues 
5.12.2 Active Resistors 
Active resistors use the characteristics of transistors to model those of a resistor in an area 
smaller than passive techniques would require. Active resistors are constructed by connecting 
the drain and gate of a transistor (see Figure 5-11). 
+ 
V 	I I 
Figure 5-11: NMOS Active Resistor Configuration. 
As gate and drain are at the same potential, the transistor is in saturation region of operation 





_.(Vgs_V)2 	 (5.6) 
The channel, transconductance gm can be developed from 'd. 
81ds 	 I Id., I 	 (5.7) gm = 
0 gs 
and hence Rout - 
R 0 	 (5.8) 
gm 
The limitation on active resistors is that the linearity is reduced to small voltage ranges, 
hence given the resistance values required here, active resistors are unsuitable. 
5.12.3 Switched Capacitor Resistors 
Implementing signal processing on chip has led to the development of switch capacitor tech- 
niques. This is a discrete time approach, where resistors are modelled with capacitors and 
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switches. The simplest implementation (see Figure 5-12), qi  and 02  are non-overlapping 
clock signals whose frequency sets the value of resistance R. 
01 	 02 
1 
V1 6711 12 	 V2 
Figure 5-12: Switch Capacitor Resistor. 
Each time 4 1 is closed and 02  is open, charge Q is transferred to the capacitor, 
Q 1 =CV1 
Each time qi  is open and 02  is closed, charge Q is transferred to the capacitor, 
Q 2 =—CV2 
Therefore, 




Current is equivalent to charge transfer over time, 
- QToial - C(V1 —V2 ) (5.12) 'Average 
- T - 	T 
Finally the equivalent resistance values are calculated, 
R=V2==_i 	 (5.13) 
'Average 	C 	f3 .0 
Where = F3 the sampling frequency of 01 and 02  clock signals [71] [70]. 
Switched capacitor implementation was selected as it offered flexibility and high values of 
resistance. While using less area than would be required by other techniques. 
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5.13 Switches 
To control current flow from point A to point B requires some switching arrangement. The 
basic current switch used is the MOS transistor (see Figure 5-13) in the non-saturated region 
of operation (Equ 5.14). 
Control _j1_ 
	
A 	 II 	B 
400- 
I ds 
Figure 5-13: MOS Switch. 
Id.
Yocoxw  
 = 	L 	
(( 	- V) - ())Vd 3 (1 + AVd,) 	 (5.14) 
Ignoring second order effects, 
Ids (Vgs - 	 (5.15) - 	L 
Switch resistance, 
81ds 	 L 
R0 = 	 (5.16) 
Wds p0C0W(V95 - 14) 
Due to Ron a capacitive load results in a charging time of Ron .Cload, therefore the switch 
must allow charging to take place quickly. 
The presence of stray or parasitic capacitance on the transistors results in clock feed-
through (see Figure 5-14). The transitions on the gate signal can couple through the stray 
capacitance onto the signal line. If a capacitive load was present on (B) unwanted charge could 
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Figure 5-14: Stray Capacitors Present On MOS Switch. 
5.14 Simulation 
The HSpice simulation of any circuit cannot be relied on to truly model the circuit behaviour, as 
all components are modelled mathematically using accepted formula. Although some models 
are more accurate than others, i.e. model 48 gives a more accurate simulation than model 3. 
This is still only a simulation and fabrication as has been shown can introduce process errors 
and stray circuit elements. 
The basic HSpice data file is a nodal representation of the proposed circuit. This models 
only those components present or those it can calculate from the supplied data. A simulation 
of an extracted layout file from a generated layout with stray capacitors included may exhibit 
completely different behaviour. 
Both the simulation and extraction of circuits are affected by the command switches set by 
the user or system. These switches may not provide the "best" end result. The designer has to 
bear this in mind, while comparing the results of several simulations with different switches. 
As has been shown errors in the fabrication process can lead to variations in the values of 
elements within the circuit. Process variations can be included in simulation files, but requires 
manufacturer to supply data as to the statistics of the likely deviation from design values. This 
may not be supplied due to commercial reasons. 
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Due to the RC time constant required for the integrate-and-fire neural network, HSpice 
generated extremely long simulations and large data files. HSpice is an iterative simulator 
which models circuits as linear equations, at each time step the simulator finally converges on 
one solution. The time step taken by the simulator can be set by the user, problems can arise if 
the time step is set to large as transitions can be missed resulting in incorrect solutions. If the 
time step is too small, vast amounts of storage space will be consumed by the simulator [75]. 
5.15 Summary 
This chapter has described the design cycle and fabrication steps involved in the production 
of integrated circuits. Sources of possible error inherent in the production process have been 
discussed and solutions were suggested to minimise the impact on performance. The tech-
niques considered and selected for implementing the integrate-and-fire neuron network have 
been discussed. 
Chapter 6 
Spike I : An Analogue VLSI Integrate 
And Fire NN For Sound Segmentation 
6.1 Introduction 
This chapter describes the development and evaluation of a cascadable aVLSI integrate-and-
fire neural network (SPIKE I) capable of biologically realistic time constants. The network is 
designed to interface with a real-time software based sound segmentation system. Based on a 
model of the mammalian audition, the sound segmentation system incorporates engineering 
approximations of some biological processes found within the cochlea, auditory nerve and 
cochlear nucleus. Each neuron output is connected by a fixed excitatory weight to the input 
of ten adjacent neurons (five either side). The network's construction produces clustering of 
incoming signals across time and channels. Analysis of test data gained from purely software 
simulations and a combination of software/hardware simulations indicates that the network 
performs clustering successfully. 
6.2 Integrate-And-Fire Neuron Model 
The integrate-and-fire neuron model used as the basis of SPIKE 1 is shown in Figure 6-1 
[9][76]. The input 1(t) consists of two components, the primary component being the channel 
onset signal, (formed by the preprocessing stages of the sound segmentation system repres-
enting compressed onset / offset signal). The second component relates to the inter-neuron 
communication within the network. 
The leaky integrator integrates the resultant current until the threshold 0 of the comparator 
is reached whereupon the "neuron fires". The output of the comparator goes high, causing 
Vcint to be zeroed and held low for the refractory period i.e. the integrating action of the 
neuron is inhibited. WithVCin,  zeroed the comparator output goes low completing the "neuron 
spike". The switch in diagram is actual a current source/switch combination, the current source 
leaks the stored voltage at a known rate, so producing the 0.15S wide voltage output pulse 
from the comparator. The current source/switch combination also allows extra flexibilty, as the 
width of the output pulse is programmable. On completion of the refractory period the neuron 
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can resume its integrating action (see Figure 6-2 for a graphical representation of the neuron's 
operation). 
Between spikes the neuron activity is governed by the equation 6.1. 
dV1 = Vc(t) + 
dt 	RC2 
(6.1) 
Where Vci,,t is the activation voltage and 1(t) is the post-synaptic input. 
Comparator With Hysteresis 
Leaky Integrator 
Proprocessed Signal 	I 





Figure 6-1: Block Diagram Of The Integrate-And-Fire Neuron Model. 
The integrate-and-fire neuron model therefore lends itself to design partition, with the par-
titions being: 
. Neuron input due to channel onset component. 
. Neuron input due to inter-neuron communications. 
• Comparator. 
• Leaky integrator. 
• Refractory timer. 
• Support and verification circuitry. 
The primary difficulty in implementing an integrate-and-fire neural network is the genera-
tion of biologically plausible time constants of the order of tens of milliseconds in aVLSI. 





Refractory 	 Refractory 
Period Period 
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Refractory 
Timer 
Figure 6-2: Circuit Behaviour For The Integrate & Fire Neuron: Depending on the "leaki-
ness" of the comparator, 1(t) will cause Vc7 to increase. On reaching the threshold of the 
comparator, the neuron fires causing the refractory period to start. Vc i,t is then zeroed and the 
integrating action of the neuron is then inhibited for the remainder of the refractory period. If 
the level 1(t) decreases below a level needed to maintain the integrating action of the neuron, 
the charge stored in Cint is leached away by a current flow through R. 
1(t) 
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6.3 Integrate-And-Fire Neural Network Specification 
The final design specification for the integrate-and-fire neural network used in Spike I required 
both biological and implementation issues to be addressed. The biological basis of the sound 
segmentation system set the basic parameters of the integrate-and-fire neural network with 
time scales being set by articulator (mouth/jaw/tongue) dynamics. These parameters are: 
• The integrating node's RC time constant to be programmable in the range 1 - 20ms i.e. 
the neuron's charging characteristic. 
• The refractory period time constant to be programmable in the range 10 - 50ms i.e. the 
period of time after a neuron fires when its integrating node is held low and its integrating 
action is inhibited. 
. An interconnection neighbourhood of +/ - 5 neurons with a weighted strength of 10% 
of neuron threshold. 
The biological characteristics of the integrate-and-fire neural network have to be balanced 
against the practical issues important in the development of the specification. The practical 
issues are: 
• Analogue or digital implementation of the network. 
• The means of inter-neuron communication. 
• The cost of implementing the integrate-and-fire neural network in silicon. Silicon is 
costed in ECU/mm 2 , therefore the larger the core size the greater the cost. 
The development of a coherent test strategy, enabling the functionality of the circuit to 
be fully assessed. 
• Equipment required for the circuit to function and be tested. 
The final specification for SPIKE I was a combination of 'both biological and practical 
issues, resulting in: 
• RC time constant to be programmable in the range 1 - 20ms. 
• Refractory period time constant to be programmable in the range 10 - 50ms. 
• The circuit was to be implemented in analogue VLSI because of the inherent parallel-
ism of the sound segmentation algorithm with its 32 bandpassed filter channels and 
concurrent data processing which can be exploited in aVLSI. 
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• The saturation region of operation for transistors was selected, due to current matching 
difficulties and to the lack of process support for sub-threshold operation. 
• The final design was to contain 8 neurons and be cascadable enabling larger networks to 
be built. Originally the chip was to contain 32 neurons, our small budget meant it was 
more cost effective to produce a smaller cascadable design. 
• Inter-neuron communication using robust pulsed voltage signals to control current sources. 
. The final design was to be able to interface with a computer directly, and require the 
minimum of support circuitry. 
• The Mietec 2.4 ftm. CMOS process was selected for its well supported Spice models and 
silicon cost per mm 2 
Taking all these issues into account each stage of the integrate-and-fire neuron network was 
examined and designed to operate within the required specification. 
6.4 Neuron Input Due To Channel Onset Component 
Using a predetermined reference value of RC = 20ms and comparator threshold level of 3V, 
HSpice software experiments proved that a current value of 0.475nA was required to match 
the desired charging characteristic. 
Implementing this current using a conventional current mirror requires the transistors to 
operate in the saturation region. For NMOS transistors drain current in saturated region of 
operation is approximated as 
K W 
Ids = __._(Vs - Vt) 2 	 (6.2) 
Using the Miejec 2.4gm process, K' = 52/LA and (Vgs - Vt) = 0.3V for good matching, 
results in a ratio of L/W = 5000, which is clearly impractical. However by pulse modulating 
a larger current 1(t) and applying it for short periods with long intervals between pulses, a 
smaller current may be simulated. This idea led to the development of a Very Low Duty Cycle 
Oscillator or VLDCO. 
The VLDCO circuit operation is as follows (see Figure 6-3), a large current Icco is used 
to to discharge a small capacitor C.. to generate a constant output pulse of approximately 20 
0.15S. A smaller programmable current source is used to charge a larger capacitor Ccco = 
2pF. 
This arrangement is combined with a four bit digital-to-analogue converter to produce the 
programmable duty cycles in the range 0 - 0.223% in steps of 0.0 14%. 
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TIc c/32 - 16Icco/32 
IL 
A  N 
Figure 6-3: Very Low Duty Cycle Oscillator Circuit Diagram 
6.5 Neuron Input Due To Inter-Neuron Communication 
Inter-neuron communication uses robust voltage pulses to control current mirrors (see Figure 
6-4). A pulse on the control line, causes a current to flow into Ci,, t resulting in an increase in 
VCint of 10% of comparator threshold. Each neuron has a bank of ten such synapses, connected 
to +1- 5 neurons within the network. 
6.6 Leaky Integrator 
An "ideal" capacitor can be thought of as an "ideal" current integrator with the integrated 
current being represented by a voltage. Using equation 6.3, 
1(1) = CXi 	 (6.3) 
dt 
rearranging for dV, 
dV = .I(t).dt 	 (6.4) 
Spike I: An Analogue VLSI Integrate And Fire NN For Sound Segmentation 	 77 
Control 
II 	 0' 
Time 







ov 	I 	 0 
Time 
Figure 6-4: Switched Controlled Current Mirror 
and integrating, 
v=j I(t).dt 	 (6.5) 
A leaky integrator has a resistor in parallel with the capacitor. This modifies the integrating 




	J'V 0.e 1C.d1 + 	J I(t).dt 	 (6.6) 
A practical value of 2pF was selected for Cj, corresponding to an approximate physical 
area of 64tm 2 . To generate a time constant of 20mS with this value of capacitance requires 
a resistance of 10GQ. This value is several orders of magnitude greater than the resistance of 
any of the materials available, therefore circuit techniques are required to realise the resistance 
function. 
One method is to use active resistor circuits in place of polysilicon or diffused resistors for 
small signals where area is more critical than linearity. However resistance values of Gil are 
not achievable. 
In this application switched capacitor techniques were used to implement the program-
mable resistor required (see Figure 6-6). The resistance is implemented using a capacitor 
(Creq ) and switches controlled by non-overlapping clock signals (0142). Charge Qc j., is 
transferred onto Creq  each time ql closes, 
Q Cint = Creq .Vci nt 	 (6.7) 








Figure 6-5: Ideal And Leaky Integrators 
This charge is then transferred to ground when 02 closes representing a current flow 1,,q -
01 and 02 operate at a frequency f, therefore 'req  equals, 
	
'req 	Creq .Vcint.fs 	 (6.8) 
Using Ohm's Law the equivalent resistance Re q  is therefore defined by 
Re q = 	
1 	
(6.9) 
Creq  .fs 




c:bl 	 12 
Cint 	Creq 
G 	G 	 +GD  
Figure 6-6: Switched Capacitor Resistor. 
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Using the switched capacitor circuit to implement the resistor, the leaky integrator circuit 
functions in the following manner (see Figure 6-7). With control set high, I(VLDCO) and 
I(Inter-Neuron Communication) can flow into a simulated CR combination. Dependent on the 
leakage through the resistor, Vcj., increases until the upper comparator threshold is reached. 
The comparator output then goes high causing control to go low and remain low until the 
completion of the refractory period. Vcj., is discharged by I(Discharge) in 0.1 5iiS causing the 
comparator output to go low, completing the neuron pulse. 
I(VLDCO) 
Neuron Output 
I 	 VCint 
I---
Control 	 L/ 
,I 
•L;D G1 I—D 	iGD 
I 
I(!nter-Neuron Communication) - - - - Switched Capacitor Resistor 
Figure 6-7: Leaky Integrator Circuit. 
6.7 Refractory Period Timer 
The refractory timer reuses the previously developed comparator circuit and switch capacitor 
resistor technique, with slight modifications to achieve the desired result. The refractory timer 
circuit (see Figure 6-8) operates in the following manner. As the neuron fires, the charge line 
is pulsed low charging the 2pF capacitor to 5V causing the comparator output to go high. This 
stored charge is then leached away by the simulated switched capacitor resistor. On reaching 
the lower threshold the comparator output goes low, re-setting the integrate-and-fire neuron 
(see Figure 6-9). 
Using (Equ. 6.9) as a basis, 
1 
Riimer  
— Qe  
100 f8 
(6.10) 
Using the standard equation for capacitor discharge through a resistance, V+ being the 
voltage present on the capacitor after time 1. 
= Vcap (eoltme) 	 (6.11) 
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Figure 6-8: Refractory Timer Circuit. 
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Figure 6-9: Circuit Behaviour For The Refractory Timer: 
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By rearranging (6.10) and (6.11) for time (see Figure 6-10), 
treiractory . fs = — 100.1n( 
v+
—) 	 (6.12) 
cap 
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Figure 6-10: Discharge Characteristics For Varying CR Combinations. 
and by substituting in (6.10) and rearranging the required switching frequency f5 of the 
circuit can be found, 
100 
fs =— 	in— 
t refractory 	Vcap 
(6.13) 
This can then be used to set the refractory period of the integrate-and-fire neuron. Using 
a 2pF / 20f  capacitor ratio as before the frequency/refractory period characteristic can be 
plotted, see Figure 6-11. 
6.8 Comparator Design 
The comparator design is based on a standard cell used within the Integrated Systems Group. 
This circuit is a modified version of a standard CMOS Schmitt Tigger design, this modification 
limits the current drawn by the circuit during output voltage transistions (see Figure 6-12). 
The relationship between transistor sizes and triggering operation [77] is defined by, 
k 1 - Vdd - VH 
(6.14) 
VHjVTN 
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Figure 6-11: Frequency Versus Refractory Period. 
VHi is considered to be the upper threshold for triggering. 
VL 
k6 - Vdd - VL - IVTP 
VL i is considered to be the lower threshold for triggering. 




The standard cell was adjusted until its output could produce a 0. 15S output pulse in 
response to a rapidly changing input. Figure 6-13 shows the final comparator layout incorpar-
ated into SPIKE I. 
6.9 Complete Integrate And Fire Neuron Chip (Spike 1) 
The block diagram of an entire integrate-and-fire neuron is shown in Figure 6-14. The neuron 
may be loaded with successive 4 bit digital numbers representing the output of earlier signal 
processing stages. This can be done on the nanosecond time scale, and since the integrate-and-
fire neuron circuit operates in the millisecond time scale the system "appears" to be receiving 
a time varying input. Although the time varying input is interrupted by the loading cycle when 
compared to the operating system time scale it may be ignored. 
The layout of Spike 1 can be seen in Figure 6-15 and Table 6-1 lists the parameters of 
Spike 1. 
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Figure 6-12: Comparator Design 
Figure 6-13: Comparator Design - The diode connected transistors are missing from this lay-
out. 
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Figure 6-14: Block Diagram Of Integrate-And-Fire Neuron Channel. 
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Figure 6-15: Block Diagram Of Spike 1 Integrate-And-Fire Neural Network: VLDCO - Very 
Low Duty Cycle Oscillator, Leaky Int. - Leaky Integrator, Ref. Timer - Refractory Period 
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Item SPIKE I 
Number Of Neurons 8 
Synapses Per Neuron 10 
Total Synapses Per Chip 80 
Local Interconnect 5 Neurons 
Interconnect Weights Fixed 
Inter-Neuron Voltage Steps Fixed, 10% Comparator Threshold 
Refractory Period (Milliseconds) 15 - 95 
Cascadable Yes 
Voltage Rail 5V DC Rail 
Number Of Chips For Algorithm 4 
Current Drawn 32mA 
Power Consumed 160mW 
Technology Mietec 2.4um CMOS 
Physical Size Width 7079 um, Length 4160 urn 
Table 6-1. SPIKE I Parameters. 
6.10 Test Strategy 
The test strategy developed for Spike 1 was based on quick, easy and thorough evaluation, 
although a major constraint was the number of pins. Functionality was tested by applying a 
known signal at the input, and monitoring each block of the circuit's response, progressing 
along the neuron's length until each circuit block was evaluated (see Figure 6-16). 
Analogue test points were incorporated so that the system could be set up correctly and to 
monitor any possible differences across individual chips. 
6.11 Test Procedure 
The basic test procedure was designed around the "divide and conquer" principle and involved 
wiring up single chip network units, and setting up current sources three per chip. After the 
internal neuron functions were checked for functionality, the interconnect between chip pairs 
were constructed and verified. Finally the four chip network was constructed and tested. 
6.11.1 Equipment Required 
The integrate-and-fire network was designed and constructed so that all incoming sound onset 
signals were represented digitally. This means that a basic test platform can be constructed 
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Figure 6-16: Block Diagram Of Spike 1 Test Points. 
using a personal computer, two signal generators, a data logger and a minimum of support 
circuitry (see Figure 6-17). The neuron spike was used to clock a T flip flop in case slow 
sampling data logging equipment failed to detect the neuron spike itself. 
The non-overlapping clock signals (qfl, 02) were common to all test chips and were gener-
ated by use of the circuit shown in Figure 6-18 [70]. The transmission delays in the inverters 
cause the clock signals to be offset, resulting in generation of non-overlapping clock signals. 
6.12 Results 
The results in this section can be divided up into two subsections, functionality and algorithm 
& hardware comparison [78] [80] [79]. Functionality testing was carried out at the University 
of Edinburgh. The comparison between algorithm and hardware was carried out by Dr Leslie 
Smith and was designed to test the relative performance between software/hardware integrate-
and-fire neural networks. Because of the current mirror design, spikes in oscilloscope traces 
are seen as inverted. 
6.12.1 Low Duty Cycle Oscillator 
Figure 6-19 shows the digital scope trace of the VLDCO output with neuron 6 (top trace) and 
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Figure 6-17: Minimum Test Setup. 
Figure 6-18: Non-Overlapping Clock Generating Circuitry. 
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is that the VLDCO of neuron 7 fires 15 times faster than neuron 6. This functional test enabled 
the addressing/latches/VLDCO combination to checked. The output of these two VLDCOs 
has been characterised and plotted in Figure 6-20. This illustrates the correct function of the 
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Figure 6-19: Very Low Duty Cycle Oscillator (VLDCO) Output And Performance: Digital 
storage scope trace of VLDCO output from neuron 6 (top trace: IDAC loaded with 1) and 
neuron 7 (bottom trace: IDAC loaded with 15). 
6.12.2 RC Constant And Refractory Timer 
The operation and calculation of integrating period and refractory period can be seen in Figure 
6-21. The digital scope trace shows a neuron firing (mid trace) and the resultant T flip flop 
toggling (top trace). The neuron firing starts the refractory period timer, at the end of the 
refractory period a reset pulse is generated (bottom trace). The length of the refractory period 
is4mS. 
A comparison of the refractory periods for chips A,B,C and D is show in Figure 6-22, 
although there is some variation overall their behaviour is well matched. 
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Figure 6-20: Very Low Duty Cycle Oscillator (VLDCO) Output And Performance For Vary-
ing Input Levels: Comparison of inter-pulse intervals for neuron 6 and 7. 
6.12.3 Single Chip 
The operation of the integrate-and-fire neuron was tested using a synthetic data file (Figure 
6-23A). Two tests were undertaken: 
• A fixed leakage resistance and a decreasing refractory period. This resulted in an increase 
in neuron firing rate (see Figure 6-23B and Figure 6-23C). 
• A decreasing leakage resistance and fixed refractory period. This resulted in a decrease 
in neuron firing rate (see Figure 6-23D). 
The results from both tests show that the individual neurons function correctly. The spike 
trains shown in Figure 6-23 are the signals used to control activity of PMOS current source 
synapses in neighbouring neurons. 
Figure 6-24 clearly demonstrates the clustering effect of the network. On three occasions 
clusters occur on more than two channels, (A) neurons 1,2,3,4,5 (B) neurons 0,1,2,3,4,5 (C) 
neurons 0,2,3,4. Figure 6-24 also shows the relationship between the T flop flip and neuron 
activity. 
The top eight traces are the "spike" output of the individual neurons 1 - 8, the bottom 8 
traces are the output from the T - flip flops trigger by neurons 1 - 8. The network was loaded 
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Figure 6-21: Integrate And Refractory Period For Neuron 7: Top trace - output from T 
flip flop, middle trace - inter-chip communication spike or neuron firing spike, bottom trace 
- refractory timer reset. 
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Figure 6-22: Refractory Periods For Neuron 7 On Chips A,B,C and D: Fy 01 period adjust is 
used to alter refractory period of integrate-and-fire neurons on chip. 
Spike I: An Analogue VLSI Integrate And Fire NN For Sound Segmentation 	 91 
with data decreasing in value across the network, neuron 1 is the most active resulting in the 
network clustering round it. This activity was mirrored in the transistions seen in the T - flip 
flops, both the spike and T - flip flop activity conformed with expectations. 
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Figure 6-23: Results Of Synthetic Input Data Applied To Integrate-And-Fire Neural Network 
Chip: The effects of changing refractory periods and leakage resistance are demonstrated. The 
oscilloscope time base is lOOms/div, all traces are for neuron 7. A: Synthetic data input to the 
chip, lOOms periods of non-zero input alternate with lOOms periods of zero input. Input values 
are shown. B: 50ms refractory period and leakage resistance of 50Gft C: lOms refractory 
period and leakage resistance 50C11. D: 50ms refractory period and leakage resistance of 
33Gft E: 50ms refractory period and leakage resistance of 0.5Gft 
6.12.4 Network Output 
A network of four chips was fed real-time preprocessed onset data, the output was then fed 
to a 16 channel digital scope allowing 15 neuron outputs to be monitored at once. Using the 
definition of a cluster as "those spikes which occur inside a small time interval of each other", 
spikes within the network output that belong to the same cluster can be identified. For practical 
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Figure 6-24: On Chip Network Activity: Traces 0 - 7 shows inter-chip activity: traces 8 - 15 
shows T flip flop toggling with scope trace set to lOms/div. 
Figure 6-25 shows the input fed to neuron 17, the signal is time varying and contains many 
periods of silence within it. 
Figure 6-26 shows the outputs for neurons 17 - 23 over a two second period for the female 
speaker input file. Identification of individual neuron firing patterns/clusters is difficult due to 
the cluttered nature of the data. 
Figure 6-27 shows clusters on neuron 17 in data taken from Figure 6-26. This makes 
identification of individual neuron firing patterns and related clusters easier. Figure 6-28 shows 
clusters on neuron 23 in data from Figure 6-26. Comparing this to the Figure 6-27 we see a 
different neuron firing and related clusters, indicating the basic circuit design is working. 
6.12.5 Hardware / Software Comparison. 
The system set up by Dr Leslie Smith with the assistance of Adrian O'Lenskie and Frank Kelly 
at Stirling University produced the following results. An initial comparison of software and 
hardware showed that the input to each hardware neuron has to be scaled by between 0.25 and 
0.5 to produce a good match. 
Comparison of software and hardware implementations of integrate-and-fire neural net-
works highlighted various limitations in the design of Spike I. The first of these is the inability 
to switch off the weighted interconnect. This meant that it was not possible to verify the oper -
ation of the integrate-and -fire neural network without interconnect, which can be done using 
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Figure 6-25: Input Data On Channel 17 From Female Speaker Input File. 
Figure 6-26: Output From Network (Neuron 17-23) For Female Speaker Input File. 
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Figure 6-27: Clusters In Output Data File Of Figure 6-26 For Neuron 17. 
NeurCi 
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Figure 6-28: Clusters In Output Data File Of Figure 6-26 For Neuron 23. 
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For Figures 6-29 to 6-33 the vertical axis represents the frequency channels within the 
network, each dot represents a single neuron firing in response to stimulation. 
Figure 6-29 shows the firing patterns generated for a TIMIT utterance . Trace (a) and (b) 
represents software network output with and without interconnect. Comparison between the 
two indicates that the interconnect enhances clustering across the network. Trace (c) represent 
the hardware response to the same data, there is a high level of similarity to Trace (b). Traces 
(d), (e) and (f) are expanded sections of Traces (a), (b), and (c), even when expanding there is 
a high level of similarity between hardware and software implementations. 
The orginal output from the network did not match that of the software simulator, exper-
imentation revealed that each neuron input had to be scaled by a factor of 0.25 to 0.5. The 
requirement to scale the neuron input could arise due to: 
• charge injection from switches being dumped onto 
• imprefect current sources may result in larger currents than calculated being applied to 
cint. 
• switching transients of the pulsed current sources resulting in current spikes being applied 
to 
From Figure 6-29 it can be in that the software (trace(b)) and the hardware (trace (c)) are 
qualatitively the same. However small differences were noticed, low frequency channels activ -
ity and the initial network output for the hardware system was cleanly different to predicted. 
The former seemed to be a charcteristic of the system and, the latter the settling time for the 
neurons after initialisation. 
The expanded traces (e) and (f) showed the same relationship, however the greater detail 
highlights those differences present. 
The effects of local interconnect can be seen in the following set of Figures 6-30, 6-31 
6-32 , 6-33 created using a series of hand claps (locally generated) and a TIMIT utterance 2 
The local weighted interconnect advances the firing times of neighbouring neurons and creates 
a ripple effect, clustering surrounding neurons. 
In Figure 6-30 we see the effects of altering the input strength and dissipation I of the 
hardware based system compared with that of the original software. The two main differences 
to be noted are, the two stage onset volley generated in the initial stages of (c) when compared 
with (b), and the lack of low frequency neural activity for the TIMIT utterance in the hardware 
system. 
'T[IVHT utterance file drl/fsjkO/sal 
2 TIIVIIT utterance file drl/fsjskl/sal 
3Disapation software package measure of integrate-and-fire neuron leakiness (volts per second). 
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Figure 6-29: Spikes Generated For TIMIT Utterance: X axis is time (milliseconds), Y axis 
is channel, with low frequency (60Hz) at bottom and high frequency (6000Hz) at the top. 
There are 29 channels. (a) shows spikes generated by simulated neurons, one per channel, no 
interconnection. (b,c) shows spikes generated when each neuron excites its 10(+/-5) adjacent 
neurons: b is simulation and c is the hardware system. To illustrate the spatio temporal cluster-
ing which occurs, the section from 1775 to 2200ms has been enlarged. (d) is an enlargement 
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In Figure 6-31, shows the response of the software system to varying levels of disapa-
tionlinterconnect strength and highlights the fact that the interconnect is responsible for the 
clustering. 
In Figures 6-32 and 6-33 the response of the hardware to varying levels disapationlinput 
strength produces similar behaviour. Although in Figure 6-33 the improvement is marginal, 
software simulation results also produce a similar effect [79]. 
The small differences seen between hardware and software results were to be expected due 
to processing errors, data conversion errors and the nature of computer simulation. The results, 
however, are usable as they show the detection of sound offsets and onsets and the affect of 
interconnect between neurons. This coupled with the experience gained from design SPIKE I 
can then be fed back into the design of SPIKE II. 
6.13 Conclusions 
The results obtained from the tests which were carried out enable the following conclusions to 
be drawn: 
• Analysis of the test data gained from Spike I proves that the chip operates successfully 
and points to possible improvements. 
• The test strategy and simple digital interface designed for Spike 1 allowed rapid and 
effective evaluation of the circuitry. 
• The need to scale the digital input by 0.25 and 0.5 can be attributed to accumulated noise. 
The smaller the RC constant the greater the effects of accumulated noise will become. 
There are 3 possible explanations for this noise signal, the first being charge injection 
from switches being dumped onto C. This would have an increasing effect as the level 
of R increases. Secondly imperfect current sources may result in larger currents than 
calculated being applied to C. Finally the switching transient of the pulsed current 
sources may also result in excess charge being applied. 
• Variation in performance between chips can be partially attributed to: 
- the use of very small capacitances, whose final values will be effected by stray 
capacitance effects. Process variations in fabrication of the wafer may have affected 
the overall capacitor values/ratios resulting in performance degradation. 
- variation in the width to length ratio in current sources, and the degradation of 
biasing voltages over "long" distances. 
- the comparator with hysteresis used the size relationship between transistors to 
establish switch thresholds, any variation in this relationship would adversely effect 
the performance of the chip. 

















Figure 6-30: Software And Hardware Results: (a) envelope of claps sound. (b) onset volleys 
found by the simulated system. Low frequency channels are at the bottom, and high frequency 
channels at the top. (dissipation = 50). (c) onset volleys found by the hardware system (dissip-
ation = 40). (d) envelope of the TIMIT utterance. (e) onset volleys found by simulated system. 
(f-h) onset volleys found by the hardware system (f) input at quarter full strength, dissipation = 
15, (g) input at half full strength, dissipation = 50, (h) input at full strength, dissipation = 120. 






Figure 6-31: Results For A 50ms Section Of The Claps Sound Using The Simulator. (a) 
Integrate-and-fire output with dissipation = 0 (i.e. no leakage), high input attenuation (weight 
= 0.001), and no excitatory weights between neurons. (b) as (a), except weights are on, (c) 
integrate-and-fire output with dissipation = 50, lower input attenuation (weight = 0.0025), and 
no excitatory weights between neurons. (d) as (c) except that excitatory weights are on. (e) 
integrate-and-fire output with dissipation = 5000, low input attenuation (weight=0.0175), no 





Figure 6-32: Results For A SOms Section Of The Claps Sound Using The Silicon Neurons: 
(a) input attenuated to a quarter original strength, dissipation = 10, (b) input attenuated to half 
original strength, dissipation = 20, (c) full strength input, dissipation = 40. 







Figure 6-33: Results For A 50ms Section Of TIMIT Sound Using Silicon Neurons : (a) 
input attenuation to a quarter, dissipation = 15, (b) input attenuated to half original strength, 
dissipation = 50, (c) full strength input, dissipation =120. 
It is generally considered good design practice to partition analogue and digital circuitry 
and to have separate power rails for each to stop crosstalk and possible voltage/current 
spikes due to digital circuitry effecting analogue bias conditions. However due to space 
and pin number considerations separate power rails were not included in Spike I but have 
been incorporated into Spike II. 
• To improve the performance and gain greater insight into the behaviour of the auditory 
process suggestions for further work were made. These were: 
- A wider interconnection network would improve the flexibility and aid the evalu-
ation of the relationship between interconnect and clustering. 
- A programmable weight synapse would allow the effect of synapse weight on clus-
tering to be evaluated. 
- Separate power rails for analogue and digital circuitry minimising a potential source 
of noise. 
- The ability to disconnect neurons and synapses allowing network simulations to 
run without the weighted interconnect effecting the outcome. 
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6.14 Summary 
The design and test procedure for an aVLSI integrate-and-fire neural network (Spike I) capable 
of biologically realistic time constants has been described. Analysis of results shows that the 
network successfully clusters sound onsets and that it compares favourably with the purely 
software approach. Analysis of the results also suggested areas for improvement in the initial 
design. These improvements and adaptions have been included in the design of Spike II, the 
second iteration of the design. 
Chapter 7 
Chip Design, Test Procedure And Results 
For Spike II 
7.1 Introduction 
This chapter describes the design of an improved integrate-and-fire neural network, Spike II. 
The modified design draws on experience gained from Spike I. Although Spike I very suc-
cessfully fulfilled its goals, the fixed weight interconnect and limited interconnection neigh-
bourhood hampered further investigation of network dynamics. Using the basic circuit blocks 
developed for Spike I, suggested improvements were incorporated in to Spike II to aid the 
investigation of network behaviour and this proved to be achievable. 
7.2 Improved Chip Design 
During the analysis of results produced by Spike I the following areas were selected for further 
investigation: 
• Programmable synapses. 
• Partition between synapse block and integrate-and-fire neurons. 
. Wider inter-connect network. 
• Comparator design, as the previousily implemented comparator design used the relation-
ship between transistors to establish switching thresholds, any variation in this relation-
ship would result in degraded performance on chip and across chip boundaries. A new 
comparator would be inserted into the overall design for comparison purposes. 
• Improved layout for current mirrors and capacitors. 
It was decided that by improving these areas of the design, Spike II would reap the max-
imum benefit from modification, reducing problems and short comings associated with Spike 
I. 
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7.2.1 Improved Integrate-And-Fire Neural Network Specification 
The final specification for Spike II was based on that of Spike I, with the following suggested 
adjustments: 
. The RC time constant was to be programmable in the range 1 - 20ms. 
• The refractory period timer was to be programmable in the range lOms to greater than 
lOOms. 
• The final design was to contain 4 neurons and be cascadable enabling larger networks to 
be built. 
• Wider interconnection neighbourhood was to be used, to the extent that each neuron is 
able to interact with every other neuron in the network. The interconnection network 
will have the ability to communicate with a maximum 32 other neurons dependant on 
the overall network size. 
• Programmable weight synapses were to be applied via a 5 bit digital interface, individual 
steps of +1- 0.02V with the zero position of the synapse IDAC being equal to 16 (10000). 
• Separate power rails for analogue and digital circuitry were to be used to remove a pos-
sible source of performance degradation. 
• The use of improved layout techniques to minimise fabrication effects. 
• The final design was to interface with a computer directly, and require the minimum of 
support circuitry. 
• The Mietec 2.4k fabrication process was again selected. 
The reduction in the number of neurons per chip from 8 to 4, means that for a 32 neuron 
network 8 chips are required, double that required when using Spike I. Increased flexibility 
will therefore be bought at the expense of increased synapse area and system complexity. 




- 	 13=11+12 
12(Positive) + 
-13 = Ii - 12 (Ii >12) 




Figure 7-1: Kirchoff's Current Law: (A) since both I and 12 are entering the node, resultant 
13 must be negative. (B) I positive and 12 negative, the resultant 13 is dependent on the 
relationship between I and 12, Il > 12 : 13 negative, I < 1 : 13 positive, Il == 12 : 13 = 0. 
7.3 Synapse Design 
Using Kirchoff's current law (or KCL) [81], that the sum of currents entering a node "must" 
equal the sum of currents leaving a node and defining a current entering a node as being positive 
and a current leaving a node as being negative (see Figure 7-1) current flow in a circuit can be 
analysed. 
In Spike I, inter-neuron communication is modelled by pulsing a fixed current onto the 
integrating capacitor C, by making use of KCL, programmable synapses can be implemented 
increasing the flexibility of the design. 
The basic current mirror section (see Figure 7-2) operates in the following manner, with 
current I, flowing into transistor Ti, a gate source voltage (V) is maintained. With transistor 
drain and gate linked, V = Vds and Ti is saturated. Assuming that the process and transistor 
characteristics are constant [71], I = I, with Vd '::~ (V - V) 1  from equation (7.1). 
'out - W1 .L 2 
- W2 .L 1 
(7.1) 
Where W and L refer to the width and length respectively of the transistors in the current 
mirror. 
The dynamic current mirror (see Figure 7-2) uses the same basic principles[82], however 
the V for transistor T2 is stored in capacitor C(store). Switch O(Refresh) pulses the V 
developed by transistor Ti charging C(store) to the same value and providing the conditions 
Vcis > (V93 - V) are met, 'out = 'in The frequency of O(Refresh) must be such that it 
maintains a constant value of Vg3,  otherwise the value of 'out  will degrade. 
- transistor threshold voltage 
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Figure 7-2: Basic And Dynamic Current Mirrors. 
The fact that the VC(store) is not constantly updated has two effects, firstly that an initial 
period is required to allow the correct value of V to be stored on C(store) and secondly that 
a single source can supply a bias voltage to large arrays of transistor T2 elements provided that 
the refresh rate is fast enough. 
The pulsed current mirror (see Figure 7-3) has two switches controlled by non-overlapping 
clock signals (qi, 02). Assuming identical transistors and process characteristics. With 0 1 open 
/ 02 closed, T3 will be held in the saturation region of operation by current I,,., creating a 
potential, with V = 0, T4 will turned off. When 0 1 closes / 02 opens, a 1'gs  will develop on 
T4 causing current 'out  with Vd3 -:~: (V - V) to flow. 
These principles have been combined and used in the programmable synapse [64]. The 
circuit shown in Figure 7-4 makes use of these modified current mirror techniques. When cbi 
Closes / 02 opens, the resultant current will discharge or charge the integrating capacitor C27 
of the neuron. The synapse itself will be refreshed each time there is a cb(Re fresh) signal to 
keep bias conditions steady. The dimensions of a single synapse are length 390 jim and width 
285 jim, giving a total area of 111, 150 jim 2 . 
A synapse array of 16 rows and 8 columns was constructed (see Figure 7-5), the column 
and row selecting made use of the same basic addressing techniques as those used in Spike I. 
At each synapse a logic block controlled the overall modality of that synapse: 
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Figure 7-4: Programmable Synapse: I(Fixed) is a fixed current source equal to half I(Prog) 
maximum. I(Prog) being controlled by a digital to analogue converter. I(Fixed) = 16tA and 
I(Prog) = 0 to 32A 
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Figure 7-5: Synapse Inputs And Outputs. 
. Refresh cycle, no inter-neuron communications. 
. Inter-neuron communication, with refresh cycle. 
. Inter-neuron communication, no refresh cycle. 
This raises the question of contention between the need to maintain the programmable 
synapse output and the handling of incoming signals. Without regular refreshing of stored 
voltages, the output current from the synapse will vary. However ignoring incoming signals 
will result in lost data and drift in the output of the network. The decision was taken to adopt 
the "incoming signals have overall importance", and run the refresh cycle at rate such that 
degradation in store voltages should be kept to a minimum even in the presense of incoming 
signals. 
7.4 Comparator Design 
The comparator with hysteresis used in Spike I was dependent on the relationship between 
transistors for its performance. As discussed in Chapter 5, this makes the design vulnerable to 
process variations, this was replaced by a standard comparator design [71], so that a compar-
ison could be made (see Figure 7-6). 
The two stage comparator was designed using the method present in [71], the comparator 
was designed from the following starting point. 
. Gain= 60dB 






Figure 7-6: Comparator Design. 
. Power disapation of I mW 
. Propagtion time of 1S 
. Slew rate of1O AS 
The output of the Spike II comparator controls a switching network which switches between 
upper and lower threshold voltages (see Figure 7-6). The circuit operates in the following man-
ner, assuming Vn = 0 and Vp = upper threshold. Vn increases until it reaches upper threshold, 
the output of the comparator reverses causing the lower threshold to be applied. The lower 
threshold continues to be applied until Vn is lower than this value, at which point the upper 
threshold is then re-applied. This arrangement allows the comparator with hysteresis in Spike 
Ito be replaced. 
7.5 Improved Layout 
To minimise the gradient effects of fabrication all current mirrors and capacitors were laid out 
using centroid layout techniques (see Chapter 5). Figure 7-7 shows the centroidal layout of 
the comparator in SPIKE II, this takes into account the possibility of process variation and 
attempts to limit its effects. 
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Figure 7-7: Comparator Layout: The diode connected transistor is missing from this layout. 


















Figure 7-8: Block Diagram Of Spike II Integrate-And-Fire Neural Network: Synapse Col. 
Addressing - Synapse Column Addressing. 
7.6 Complete Neuron Design 
The complete neuron design was similar to that used in Spike I, however the number of syn-
apses was increased from 10 to 32 per neuron. This requires the construction of a synapse 
array and addressing, the overall floor plan adopted for Spike II can be seen in Figure 7-8. 
This shows the major changes to that of Spike I, with increased synapse area and the reduced 
number of neurons. Table 7-1 lists the parameters of Spike II. 
7.7 Test Procedure 
The divide and conquer principle was applied to the chip design, as this proved highly suc-
cessful for Spike I. However with the increased complexity of the Spike II design, this resulted 
in 5 currents being required per chip and a synapse refresh cycle being incorporated into the 
system. The basic neuron functionality is tested first, as this was basically the same as Spike I 
with improvements suggested by Spike I incorporated. The performance of the synapse block 
would then be assessed and then the behaviour of a single chip would be characterised. 
( 
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Figure 7-9: Minimum Test Setup: N/O Clock - non-overlapping clock signal generating cir-
cuitry, Current Test - pulsed synapse current test circuitry. 
7.8 Equipment Required 
The chip was similar to Spike I, being designed so that all incoming and out going signals 
were digitally represented (see Figure 7-9). The generation of non-overlapping clock signals 
made use of the same circuitry as Spike I. Figure 7-10 shows those test points provided in the 
Spike II design to aid characterisation and performance monitoring. Analogue test points were 
provided to allow the correct bias level to be programmed for the current sources. 
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Figure 7-10: Spike II Test Points. 
7.9 Results 
The results in this section are divided up into two sections, firstly characterisation of the neuron 
and support circuitry performance. Secondly the performance of the pulsed current synapse 
was characterised. Again because of current mirror design, spikes in oscilloscope traces are 
seen as inverted. 
The neuron model can be broken up in to 4 stages, these being synapses, direct neuron input 
or very low duty cycle oscillator, integrate-and-fire section or RC constant and the refractory 
timer. 
7.9.1 Very Low Duty Cycle Oscillator 
Figure 7-11 shows the output of the digital scope trace for neurons 0 and 1 on chip A, with 
ifiAC loaded with 15 and 1 respectively. This test confirmed the correct operation of the 
addressingflatches/VLDCO combination, addressing and latch operation which had been tested 
previously to assess individual operation. The result is that neuron 0 fires 15 times faster than 
neuron 1, indicating correct operation. Figure 7-12 shows the output from neurons 0 and 1 
across chips A, B, C, and D for varying levels of IDAC strength. All the traces follow the same 
curve with very little variation in inter-pulse times. This highlights the good matching between 
neurons across chip boundaries and correct operation of VLDCOs. 
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Figure 7-11: Very Low Duty Cycle Oscillator (VLDCO) Output And Performance: Digital 
storage scope trace of VLDCO output from neuron 0 (top trace: IDAC loaded with 15) and 
neuron 1 (bottom trace: loaded with 1). 
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Figure 7-12: Very Low Duty Cycle Inter-Pulse Intervals Versus IDAC Input. 
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Figure 7-13: Charging Times For Varying Very Low Duty Cycle Oscillator (VLDCO) Input 
Levels. 
7.9.2 RC Time Constant And Refractory Timer 
Figure 7-13 shows the charging times of the integrating node of the neuron for varying fre-
quencies for neuron 0 on chips A and B. The overall performance of the two chips seems well 
matched, although a small difference is noticeable on the 100Hz and 1kHz traces for low levels 
of IDAC input. Figure 7-14 for neuron 0 on chips A and C, shows good inter-chip matching 
and an increase in the length of possible refractory periods over Spike I. Figure 7-15 shows 
instability present on refractory timer output, this was chip dependent, instability 2  is shown as 
slightly wider fall edges (as indicated) on the refractory timer output. 
7.10 Synapses 
Each neuron has 32 5-bit pulsed current synapses attached, the synapses were arranged in rows 
0 to 7 and columns 0 to 15 giving 128 synapses in total. On neuron 0 of each chip a switch 
enables the output of the synapse block to be fed off chip, and to disengage remaining neurons 
from their respective synapses (see Figure 7-16). Figure 7-17 shows the HSpice simulation 
operation of a single synapse unit for positive maximum, negative maximum and zero current 
selections. 
The synapse design uses switches to control refresh and synapse firing operations, these 
switches can result in the design operating conditions of the synapse being disturbed. Clock 
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Figure 7-15: Instability On Refractory Timer. 
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Figure 7-16: Synapse Current Switch. 
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Figure 7-17: HSpice Simulation Of Pulsed Current Synapse Operation: Address logic row, 
column, write and fire all high - program storage bias capacitors. Fire low and row, column, 
write high - programming stopped and current pulse at output. Fire low - current pulse always 
present at output. 
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feed through and charge injection can result in bias voltages stored on capacitors being increased 
or reduced. The transistors were kept localised to increase the likelihood that they would be 
well matched, if possible centroid techniques were used, to minimise fabrication gradients. 
7.10.1 Synapse Addressing 
To assess the performance of the synapse addressing, test signals were applied and the circuits 
response monitored. 
The synapse addressing was evaluated using three tests: 
• with all inter-neuron communication lines held high and write held low. All possible row 
and column combinations were then cycled through. 
No transition present on address test points. 
• with all interneuron communication lines and write held high. All possible row and 
column combinations were then cycled through. 
Transitions took place on address test points correctly. 
• with interneuron communication lines pulsing low and write held high. All possible row 
and column combinations were then cycled through. 
Transitions took place on address test points correctly, if selected when an incoming 
interneuron communication took place, refresh was temporarily suspended for the dura-
tion of a pulse. 
These results corresponded to the results gained from HSpice simulation of a single synapse 
block. 
7.10.2 Synapse Performance 
To gain an initial impression of the operation of the synapse IDAC and synapse circuits, the 
analogue current was monitored as the synapses were programmed (see Figure 7-18). 
The results gained from these chips show an increase in analogue current drawn as the level 
of the synapse IDAC increases. This indicates the correct operation of both the synapse IDAC 
and the first stage of the synapse itself. 
This can be checked by the following simple calculations, for synapse IDAC set to zero 
I(Totalo) equals, 
I(Totalo ) = 128(16. 10 6 )A = 2.048mA 	 (7.2) 
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Figure 7-18: Synapse IDAC Versus Analogue Current: Chip A and B seem to have sim-
ilar current requirements, Chip E had a much reduced analogue current requirement and an 
increased dc current requirement indicating a fault. 
For synapse IDAC set to 31, I(Total3i ) equals, 
	
I(Total3i ) = 128(16 . 10 +32- 10 6 )A = 6.144mA 	 (7.3) 
The difference between I(Totalo) and I(Total3i ) equals, 
I(Difference) = 6.144mA - 2.O48mA = 4.086rnA 	 (7.4) 
I(Difference) is of the same scale as that seen in Figure 7-18. To test the second stage of 
the synapse circuitry a neuron 0 was loaded with a fixed value and its firing rate monitored for 
increasing levels of synapse IDAC (see Figure 7-19). 
The results gained indicate the correct operation of the synapse itself and correct interaction 
with the neuron. The horizontal line B correspond to the neuron firing rate with no interneuron 
communication, line A indicates the firing rate with increasing levels of synapse IDAC. The 
synapse behaviour at low levels of input is strongly excitatory decreasing as it approaches the 
mid point (IDAC = 15), as it crosses through the mid point the synapse behaviour changes to 
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Figure 7-19: Synapse IDAC Versus Neuron Firing Frequency: Output from neuron 0 with 
neuron level = 8, resistance frequency = 5KHz, refractory timer frequency = 12Khz and 
interneuron communication pulse frequency of 4.5Khz on synapse 1. Trace A shows the fir-
ing rate of neuron 0 with increasing levels of synapse IDAC input, Trace B shows the neuron 
output with no interneuron communications. 
7.11 Conclusion 
The results gained from the tests which were carried out enable the following conclusions to 
be drawn: 
• Analysis of the improved neuron model and layout results seems to indicate that it min-
imised variation due to fabrication. This is shown in the improved performance in terms 
of integrating time and refractory period of Spike II over Spike I. 
• The test strategy of assessing neuron performance and then characterising synapse per-
formance, proved successful due to the divide and conquer approach adopted. 
• The performance of the neuron circuits was found to be better than for Spike I, less 
variation on the neuron charging time and extended refractory period times (see Table 
7-1). 
• The synapse addressing, refresh and fire operation proved successful. 
I 
• The limited accuracy of simulation was again highlighted in the results, for example 
instability. 
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Item SPIKE II SPIKE I 
Number Of Neurons 4 8 
Synapses Per Neuron 32 10 
Total Synapses Per Chip 128 80 
Local Interconnect +1- 15 Neurons +1- 5 Neurons 
Interconnect Weights Programmable Fixed 
Inter-Neuron Voltage Steps Programmable Fixed, 10% Comparator Threshold 
Refractory Period (Milliseconds) 10 ms to 1 s 10 ms - 95 ms 
Cascadable Yes Yes 
Voltage Rail 5V DC Rail / 5V AC Rail 5V DC Rail 
Number Of Chips For Algorithm 8 4 
Current Drawn AC 20mA / DC 20mA 32mA 
Power Consumed 200mW 160mW 
Technology Mietec 2.4um CMOS Mietec 2.4um CMOS 
Physical Size Width 8424um , Length 7255um Width 7079um , Length 4160um 
Table 7-1. Comparison Of Spike II And Spike I. 
7.12 Summary 
This chapter described the design of an improved integrate-and-fire neural network, Spike 
II. The modified design draws on the experience gained from Spike I. Although Spike I very 
successfully fulfilled its goals, the fixed weight interconnect and limited interconnection neigh-
bourhood hampered further investigation of network dynamics. Using the basic circuit blocks 
developed for Spike I, suggested improvements were incorporated to aid the investigation of 
network behaviour and this proved to be successful. 
Chapter 8 
Conclusions And Future Work 
This chapter presents conclusions that may be drawn from the results and work described in the 
preceding chapters. In addition areas for further investigation are discussed. The introduction 
to this thesis stated that: 
The main area of interest for this thesis is the implementation and evaluation of an 
analogue VLSI (aVLSI) leaky integrate-and-fire neural network, capable of interfacing 
with the sound segmentation system for comparison purposes. It is intended that the 
neuron model will operate with realistic biological time constants in the region of lOms 
to 5Oms. 
This has been achieved through the design, construction and testing of two leaky integrate-
and-fire neural network chips. 
8.1 Scope of Thesis Reviewed 
The main aim of this research project was to implement an aVLSI leaky integrate-and-fire 
neural network capable of biologically realistic time constants and to interface it with a com-
puter based sound segmentation system. Using the output of the software neural network 
as a guide, the output of the hardware neural network would then be assessed for "cluster-
ing" effects. This analysis would then be fed back in to a new design to improve the overall 
performance of the hardware system. 
The main objective of constructing an aVLSI integrate-and-fire neural network capable of 
biologically time constants and interfacing with the sound segmentation system was success-
fully completed with Spike I. 
The results gained from Spike I provided feedback into the design of Spike II, which res-
ulted in improved neuron and synapse performance. 
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8.2 Discussion 
The issues raised during the course of this research are reported here: 
• Can programmable time constants be produced which match the biological exemplar 
(i.e. 10 - 50ms) using standard CMOS technology? 
. Is neuron communication possible between and within chips using fixed pulses? 
• Can a network of integrate-and-fire neurons be constructed and tested successfully? 
• How similar are the results to those obtained from the software network? 
. How can this work be taken forward? 
Previous chapters have provided answers to some of these questions. However a brief 
discussion of these issues follows. 
8.2.1 Can programmable time constants be produced which match the 
biological exemplar (i.e. 10 - 50ms) using standard CMOS techno-
logy? 
This raises the question of what is a standard CMOS process, in the case of this project it 
excluded sub-threshold operation and floating gate technology. Although both offer valid solu-
tions to the creation of biologically realistic time constants. 
The practical RC time constants required charging currents in the range of hundreds of 
pico amperes, this is normally in the sub-threshold region of operation. The sub-threshold 
operation was excluded due to the lack of support offered by fabricators, problems with early 
sub-threshold models and transistor matching problems. 
Floating gate techniques require support circuitry to program I unprogram floating gate 
capacitors, this would require more chip area and add more complexity to the design. This 
would undermine the efficient use of area with aVLSI. 
Using the standard digitally tuned Mietec 2.4j process from Europractice we have found 
it is possible to model and program biologically realistic time constants using aVLSI without 
resorting to sub-threshold or floating gate techniques 1 . The solutions proposed in this thesis 
to this problem are: 
1 See Chapter 6 and Chapter 7 for reasoning and circuitry details. 
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• To model sub-threshold currents as pulses of a higher value current modulated by a 
programmable low duty cycle oscillator. 
. To model the large values of resistance required with ratioed switched capacitors. 
. To model the refractory time constant by charge removal from a storage capacitor. 
8.2.2 Is neuron communication possible between and within chips using 
fixed pulses? 
The simple use of fixed width voltage pulses to control current signals proved successful as in 
the Spike I synapses. The results from Spike II indicate that fixed width pulses can be used to 
control programmable current sources. 
This system of communication is much simpler and has less overheads than that of a virtual 
wire system or an event address system. However this simple method of inter-chip commu-
nication requires a pin per input or neuron output, unless multiplexing and demultiplexing are 
used (added complexity). So for a wide neighbourhood interconnection this type of inter-chip 
and neuron communication is not practical. 
8.2.3 Can A Network Of Integrate-And-Fire Neurons Be Constructed 
And Tested Successfully? 
To judge that the construction of a chip has been successful the operation of the circuitry 
contained within it must be evaluated. To make every circuit node observable is not practical 
as this would require an excessive number of pins. To get around this digital techniques such as 
Scan In - Scan Out (SISO) and Built In Logic Block Observer (BILBO) have been developed 
[83]. Analogue techniques for testing are not as advanced and in the case described here, the 
output from each circuit block on at least one neuron was taken to an output pin. This was a 
successful trade off between the number of pins required and the observability of the finished 
design. This worked well for both chips. The pulsed analogue technique has an advantage 
when testing circuitry, as pulsed signals can be easily pinned out using digital pads. 
8.2.4 How Similar Are The Results To Those Obtained From The Soft-
ware Network? 
Given the abstracted nature of the sound segmentation model, the results gained from our 
system for the output of the integrate-and-fire neural network were inspected for similarity in 
the firing patterns of neurons in hardware and software. 
Although results showed that the input level to the hardware neurons had to be scaled by 
a factor of 0.25 to 0.5, the firing patterns produced by both software and hardware systems 
Conclusions And Future Work 
	
124 
were very similar. As can be seen in Chapter 6 Figure 6-29 traces B and C are quanlitatively 
similar, with clearly defined clustering patterns. With the time base expanded as traces E and F 
similarities can again be seen. The results gained using this measure show that it is possible to 
produce an aVLSI neural network capable of reasonably matching a software based network. 
8.2.5 How Can This Be Taken Forward? 
The work undertaken during the course of this thesis could be carried forward and the results 
from this enhanced by: 
• A network of 8 Spike II chips needs to be constructed and interfaced with the computer 
based sound segmentation system, to allow its performance to be compared with both 
the software and Spike I based networks. 
This would be a more complicated system requiring two processes to run in parallel, 1) 
a synapse load and refresh process and 2) a neuron loading process. 
Implementing further stages of the sound segmentation system in silicon would advance 
the long term goal of an integrated sound segmentation package. The development of a 
more biologically based system which encodes information in a similar manner to the 
mammalian auditory system, opens up the possibility of a new generation of hearing aids 
based on these ideas. 
• Programmable interconnect strength and connectivity has created a more generic leaky 
integrate-and-fire neural network capable of being used for other applications. This could 
be investigated, the outcome of which could be other novel systems or networks. 
• Clocking could induce small variations in the output of the leaky integrate-and-fire neural 
network, as the relationship between clock transition and the network status is unknown. 
These variations could increase as the clock frequency decreases. Investigating this as a 
possible source of error could lead to improved circuit design and performance. 
• The leaky integrate-and-fire neural model could be enhanced to be more biologically 
based, possibly by modelling ion channels etc. 
• Sub-threshold implementation of the leaky integrate-and-fire neural network would allow 
a comparison in performance and area required. 
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8.3 Areas Of Contribution 
During the course of implementing the aVLSI leaky integrate-and-fire neural network contri-
butions to knowledge have been made in the following areas: 
• Biologically realistic time constants in the region of lOms to is have been implemented 
using novel circuit techniques. 
• Pulse analogue techniques have been applied inter-communications between neurons 
and chips. This method of communication is requires a pin for each individual neuron 
input and output, and hence for large interconnection schemes requiring a cascadable 
chip design this would not be suitable. 
• The system produced allowed comparison of hardware and software neural networks 
results for the sound segmentation system. This showed that it is possible to produce a 
hardware neural network capable of matching the "clustering" performance of a software 
based network. 
• Proposals for the future directions of study are suggested. 
8.4 Conclusions 
Based on the work undertaken during the course of implementing an aVLSI leaky integrate-
and-fire neural network based on that found in the sound segmentation system, various lines 
of research have been undertaken. Drawing together the various research strands the following 
conclusions can be made: 
• The implementation of aVLSI leaky integrate-and-fire neural networks to process real-
time auditory data is practical and the implemented network exhibits similar behaviour 
to the software network. This was shown by the results gained from the 4 chip SPIKE I 
network, both at Edinburgh and Stirling (see Chapter 6). 
• The combination of simple current sources controlled by pulsed voltages provides a 
robust simple and efficient form of interneuron / interchip communication. The potential 
overhead in terms of pins, means that this method of interchip communication is not 
suitable for large intercommunication data buses. 
• The Spike II design is more flexible than Spike I, however this has been bought at the 
expense of area and increased support complexity. This is the classic application specific 
versus general purpose trade off; as a tool for investigation Spike II is the better design 
but at a price. 
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Fabrication of the aVLSI leaky integrate-and-fire neural network introduced a degree of 
uncertainty as to the final values of physical dimensions and accuracy of process details. 
This combined with the small inaccuracies present in simulation of circuits can result in 
unexpected behaviour of the final design. The results taken from both Spike I and Spike 
II confirm this. 
• The use of simple switched capacitor techniques for biologically realistic time constant 
generation proved highly successful in both Spike I and Spike II. 
• The simulation of sub-threshold currents by pulsing larger currents via a very low duty 
cycle oscillator proved effective and the performance across chip proved well matched. 
8.5 Summary 
This chapter presented conclusions that may be drawn from the results and work described in 
the preceding chapters. In addition areas for further investigation have been discussed. The 
introduction to this thesis it was stated that: 
The main area of interest for this thesis is the implementation and evaluation of an 
analogue VLSI (aVLSI) leaky integrate-and-fire neural network, capable of interfacing 
with the sound segmentation system for comparison purposes. It is intended that the 
neuron model will operate with realistic biological time constants in the region of lOms 
to 5Oms. 
This was achieved through the design, construction and testing of the leaky integrate-and-
fire neural network chip, Spike I. The results gained from this initial circuitry were used to 
create a more generic leaky integrate-and-fire neural network chip, Spike II, with improved 
performance. 
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An analogue VLSI implementation of an integrate and fire neural network chip 
is presented. It is to be used to cluster onset and offset signals in a sound seg-
mentation system. The principle challenge in the implementation is the realisation 
of analogue circuits capable of operating with time constants in the millisecond 
range. Two solutions to this problem are detailed. The chip fabricated contains 8 
neurons and is cascadable, allowing construction of larger networks. Initial results 
indicate the network successfully clusters incoming tonic signals and preprocessed 
audio signals. 
1 Introduction 
Sound segmentation software developed by one of the authors 1,2  is based on a 
model of the early mammalian auditory system. The model is an engineering 
approximation of some of the biological processes within the cochlea, auditory 
nerve and cochlear nucleus. Functions, rather than the biological processes, 
are modelled. The cochlear function is implemented by a 32 channel filter 
banks followed by simple signal processing functions such as rectification, com-
pression and onset enhancement in each channel. This preprocessing produces 
the channel onset signal which is then fed to an integrate and fire neural net-
work. The integrate and fire neural network is used to perform clustering of the 
resultant sound onsets across time and across channels. The analogue VLSI 
implementation of this network is presented here. 
Mathematical models for integrate and fire neurons may be traced back 
to the early years of this century and have been compared and reviewed 
elsewhere4. Implementation examples date back more than 30 years. The most 
recent example makes use of VLSI technolog; however, the time constants in 
that implementation are 1-2 orders of magnitude shorter than those described 
here. Recent theoretical studies indicate that integrate and fire neural networks 
are computationally more powerful than first generation McCulloch-Pitts per-




radial basis function networks, since they process time varying signals directly. 
For this reason they have been called the third generation of neural networks. 
Our overall aim is to investigate the implementation of engineering models 
of the early mammalian auditory system in the context imposed by analogue 
VLSI (aVLSI). The improved computational efficiency of integrate and fire 
networks provides further impetus to the investigation of their efficient imple-
mentation. 
2 Circuit Design 
2.1 Analogue VLSI or Digital Signal Processing 
The millisecond time scale of speech segmentation is a function of the artic- 
ulator (mouth/jaw/tongue) dynamics. This presents a major problem to the 
circuit designer given that nanosecond time constants are the norm in VLSI. 
Given the slow nature of sound, why not use a digital signal processor (DSP)? 
Analogue VLSI techniques have several advantages over DSP techniques: 
• low power 
high speed DSPs have a high power consumption (of the order of 5 Watts) 
compared with 0.02 Watts for the fabricated chip reported here. 
small size 
aVLSI devices are more compact because neither storage nor multiplica-
tion is required. 
parallellism 
the inherent parallellism of the sound segmentation algorithm, with its 
32 bandpass filtered channels and concurrent data processing, can be 
exploited in aVLSI. 
The integrate and fire neural network is only a part of the segmentation system; 
the final goal is a purely aVLSI system including the cochlear processing. 
2.2 Integrate And Fire Neuron Model 
A model of the integrate and fire neuron used in the sound segmentation 
system is shown in Figure 1. The input 1(t) has two components, the primary 
component being the channel onset signal (formed by processing the rectified 
cochlear output to emphasise signal onsets') and a secondary component due to 
adjacent neuron activity. The leaky integrator integrates the resultant current 
until the threshold, 0, of the comparator is reached whereupon the neuron fires. 
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Figure 1: Integrate And Fire Neuron. There is one neuron per channel and its input, 1(t) 
is formed by the channel onset signal combined with signals from neurons firing in adjacent 
channels. 
The output of the comparator goes high, causing the VCi n ,  to be zeroed and 
to be held low for the refractory period. With VCintzeroed, the comparator 
output goes low completing the neuron spike. Between spikes the neuron's 
activity is governed by the equation 
dVc,(t) - VCiut(t) + 
	 1 
dt 	- 	RCi. t c11 , 
where VCi n t is the activation voltage and 1(t) is the post synaptic input. 
In the sound segmentation simulation' the time constant, r = RC1 is 
20 ms, set by the articulator movement, while the 50ms refractory period is 
set by the nature of the problem: we do not want onsets (which have a finite 
duration) to result in more than one spike per channel. 
2.9 Long Time Constants in aVLSI 
The primary difficulty in implementing an integrate and fire neural network for 
this application is generating time constants of the order of tens of milliseconds 
using aVLSI. 
In order to implement an array of integrate and fire neurons on chip it 
is essential that circuit size be optimised. This produces a crude upper limit 
on the size of integrating capacitor, C1 1 , that we may use. We have chosen 
C 1 t(nmx) = 2pF, corresponding to an approximate physical area of 64jinn x 
64irn in Mietec 2zn technology. Implementing R and 1(t) in Figure 1 with 
this value of capacitance presents special problems. 
Implementing R: In order to generate a time constant of 20ms with this 
value of capacitance, a resistance value of IOGQ is required. This is orders of 




on a CMOS chip, so circuit techniques are required to realise the resistance 
function. 
Active resistor circuits may be used in place of polysilicon or diffused 
resistors for small signals where area is more critical than linearit 7 . However 
resistance values in the Gil range are not achievable. The solution we have 
chosen is derived from switched capacitor techniques, and is shown in Figure 2, 
where a resistor is implemented using a capacitor, Creq , and switch controlled 






Figure 2: Leaky Integrator: switched capacitor implementation of a resistor. 
The amount of charge transferred on to Creq  each time 41 closes is 
QCrq = Greq X VCint (2 ) 
This charge is transferred to ground when 02 subsequently closes. The charge 
transfer forms an equivalent current 'req , which is 
'req = Creq X VCint X f 	 (3) 
where f5 is the frequency of the non-overlapping clocks. This equation is of a 
similar form to Ohms law, but here the equivalent resistance, Req  is defined 
by 
Rq 
= Creq X Is 
(4) 
and therefore Req  is programmable by controlling the clock frequency f. 
Implementing 1(t): Simulations in software indicate that the thresh-
old, 6, of the comparator should be reached with a constant input current of 
approximately half full scale after 20rns. This is achieved with a half scale cur-
rent, 1(t) = 0.475rtA, and a comparator threshold of 0 = 3V. Implementing 
this current using a current mirror requires the transistor to be in saturation 
where, for an N-type transistor, the drain current is approximated by 
K' W 




Assuming (VF —V) 2 = 0.3V for good matching, and K' = 524 for the process 
used, the ratio = 5000. Thus, implementing a good current source with 
this value of current requires impractically large transistors. A mechanism to 
reduce the ratio by at least two orders of magnitude needs to found to make 
the circuit realisable. 
One mechanism that allows us to increase the current is to modulate 1(t), 
applying it in short pulses with long intervals between each current pulse. 
Thus, a current pulse duty cycle of 0.1% allows 1(t) to be increased to 0.475A 
and therefore = 5 which is practical. A very low duty cycle oscillator has 
been designed to modulate 1(t) in the manner described and is shown in Figure 
3. 
VDD 
R11:1 o/320 - I 6lcco/320 
+ 1']  Ccco/20 I= Ccco ( 	- r - 
GND 
Figure 3: Very Low Duty Cycle Oscillator. The duty cycle is controlled by the variable 
current source using an IDAC. The duty cycle range is 0% - 0.210% in steps of 0.014%. 
A relatively large current, I, has been used to discharge a small (par-
asitic) capacitor, 	, to generate a constant output pulse of approximately 20 
0.15is. A smaller programmable current has been used to charge a large ca-
pacitor, C 0  = 2pF. This arrangement is combined with a 4 bit digital to 
analogue current converter (IDAC) to produce duty cycles programmable in 
the range 0% - 0.210% in steps of 0.014%. Note that the lowest duty cy-
cle, 0.014%, produces a current pulse at Ci nt every millisecond, limiting the 
maximum usable rate of change of the input. 
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2.4 Integrate And Fire Neural Network 
The block diagram of an entire integrate and fire neuron as implemented on 
chip is shown in Figure 4. The refractory period timer has been implemented 
using the switched capacitor techniques described earlier and is therefore pro-
grammable by simply altering the clock frequency. The channel may be loaded 
with successive 4 bit digital numbers representing the output of the early signal 
processing stages. This can be done on the nanosecond time scale, and since 
the integrate and fire circuit operates on a much longer millisecond time scale 
the system appears to be receiving a time varying input. 
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Figure 4: Integrate and Fire Neuron: channel block diagram. 
In order to cluster sound onsets across frequency channels, communication 
between the channels is required. Each neuron output is connected to the 
inputs of the neurons in the 5 higher and 5 lower frequency channels adjacent to 
that neuron. An output pulse from an adjacent neuron will cause the integrated 
voltage, Vc 0 , to increase by 10% of the comparator threshold, 0. 
The chip design contains 8 integrate and fire neurons, and is cascadable 
so that larger networks can be constructed. Thus connecting 4 chips together 
can implement the 32 channel network used in the software implementation of 
the system. This approach has been taken to reduce the prototyping costs as 
small chips are cheaper to fabricate. 
The interface to the chip is via a 3 bit address bus and 4 bit data bus, 
so that each neuron can be addressed individually and their input levels set. 
Each integrate and fire neuron drives a toggle flip flop so that individual output 
spikes cause the flip flop to toggle. This makes the spikes easier to see on a 
millisecond time scale. Local interconnect between neurons on different chips 
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Figure 5: Very Low Duty Cycle Oscillator (VLDCO) output and performance: Digital 
storage trace of VLDCO output from neuron 6 (top trace: IDAC loaded with 1) and neuron 
7 (bottom trace: IDAC loaded with 15). 
3 Provisional Results 
The chip was designed so that the functionality of each circuit block could be 
tested and the support circuitry minimised. For practical reasons the spikes 
from the integrate and fire neurons illustrated in the oscilloscope traces in this 
section are shown as negative going pulses rather than the positive going pulses 
one might expect. This allows chips to be cascaded to form larger networks 
with minimum propagation delay in the signal paths. 
3.1 Very Low Duty Cycle Oscillator 
Figure 5 shows the digital storage trace of the VLDCO output on neuron 6 
(top trace) and neuron 7 (bottom trace) on chip A, with the IDACs loaded 
with 1 and 15 respectively. 
The output of these two VLDCO's have been characterised and plotted in 
Figure 6. This figure illustrates the correct functioning of the VLDCO's and 
the good matching between the two neurons. 
3.2 Refractory Period Timer 
In order to measure the refractory period, the output of a single refractory 
period timer was taken off chip. The scope trace of Figure 7 shows a neuron 
firing (middle trace) and the resultant T ifip flop toggling (top trace). The 
neuron firing starts the refractory timer. The end of the refractory period is 
indicated by the presence of a pulse on the third scope trace. The length of 
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Figure 6: Very Low Duty Cycle Oscillator (VLDCO) output and performance: Comparison 
of inter-pulse intervals for neuron 6 & 7. 
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Figure 7: Integrating and refractory periods for neuron 7: Top trace - output T flip flop, 
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Figure 8: Refractory periods for neuron 7 on chips A,B,C and D. 
A comparison of refractory period length over chips A,B,C and D is shown 
in Figure 8, although there is some variation overall their behaviour is well 
matched. 
3.3 Integrate And Fire Neuron 
The general operation of the integrate and fire neuron was tested using a 
synthetic input, as shown in Figure 9. 
	
Two tests were undertaken: 	 - 
- a fixed leakage resistance and a decreasing refractory period, resulted in 
an increase in neuron firing rate (see Figure 9B and Figure 9C). 
- a decreasing leakage resistance and a fixed refractory period, resulted in 
a decrease in neuron firing rate (see Figure 9D and Figure 9E). 
The results of both tests shows that individual neurons function correctly. 
The spike train is inverted in Figure 9, as this signal is used to control the 
activity of the PMOS current sources in neighbouring neurons. 
3.4 Integrate And Fire Neural Network 
To test the basic operation of the network on a single chip, neurons 0 - 6 
were loaded with tonic inputs decreasing from a high level on neuron 0 to 
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Figure 9: Results of synthetic input data applied to integrate and fire neural network chip. 
The effects of changing refractory periods and leakage resistance are demonstrated. The 
oscilloscope timebase is lOOms/div, all traces are for neuron 7. A : Synthetic data input to 
the chip. lOOms periods of non-zero input alternate with lOOms periods of non-zero input. 
The input values are shown. B: 50ms refractory period and leakage resistance of 50G11. 
C: lOms refractory period and leakage resistance of 50G11. D: 50ms refractory period and 
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Figure 10: On Chip Network Activity: Traces 0 - 7 shows inter-chip activity: traces 8 - 15 
shows T flip flops toggling with scope trace set to lOms/div. 
significantly different, the integrate and fire neural network chip attempts to 
synchronise their output firing times. Figure 10 clearly shows clustering across 
more than two channels on three occasions, (A) neurons 1,2,3,4,5 fire, (B) 
neurons 0,1,2,3,4,5 fire, (C) neurons 0,2,3,4 fire. 
A network made up of 4 chips was constructed and real time preprocessed 
onset data was applied, see Figure hA, for an example neuron input. 
The output of network was fed to a 16 channel digital scope allowing 15 
neuron outputs could be monitored at one time. Figure 11B shows the outputs 
for neurons 17 - 23 over a 2 second period. 
If we take the definition of a cluster to be those spikes which occur inside 
a small clustering time window, we can look at the spikes within the network 
output that belong to the same cluster as the spikes produced by a single 
neuron. For practical reasons, we have chosen a cluster time window of 4ms. 
Figure 11C shows the clusters in the data of Figure 11B for neuron 17. Figure 
liD shows the clusters in the data of Figure 1113 for neuron 23. This clearly 
demonstrates the clustering behaviour of the chip on real data. 
The basic operation of the chip and overall network requires further testing, 
characterisation and comparison with the software package. Towards this end 
a second network is being constructed at the University of Stirling, to allow 
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Figure 11: Dynamic results from Integrate and Fire system comprising of 4 interconnected 
chips. The clustering time window is 4ms, leakage resistance is 9Gf, and the refractory 
period is 50ms. A: Input data on channel 17 from female speaker input file. B: Output 
from network (neurons 17-23) for female speaker input file. C: Clusters in output data file 





We have constructed a cascadable integrate and fire neuron chip whose char-
acteristics are suited to a software sound segmentation system. It is capable 
of clustering in time and across frequency channels. The chip requires the 
minimum of support circuitry and has been designed to he easily testable; all 
signals between chips are of a robust pulse form. The single chip design exhibits 
the clustering effect on incoming tonic signals and preprocessed audio signals, 
although further work is required to quantify the overall circuit performance. 
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Abstract 
This paper presents a cascadable aVLSI integrate-
and-fire neural network chip (SPIKE I) capable of 
realistic biological time constants incorporated into 
a real time software based sound segmentation sys-
tem with results. The sound segmentation sys-
tem is based on an engineering abstraction of the 
functionality of the cochlea and auditory nerve. 
A comparison of the software simulation and soft-
ware/hardware combination results indicates that 
clustering does occur. Furthermore the patterns 
of onsets and offsets generated are broadly sim-
ilar. Analysis of the results indicates area's for im-
provement. These have been included in a second 
integrate-and-fire neural network chip (SPIKE II) 
presently being fabricated. 
1 Introduction 
This paper provides an overview of the sound 
segmentation system, the integrate-and-fire neural 
model used and the architecture of the neural net-
work implemented. A comparison using software and 
hardware implementations with real time data is per-
formed. This suggests clustering of onsets and off-
sets does occur within the network. Improvements 
to the system architecture to produce a more gen-
eral purpose integrate-and-fire neural network chip 
with increased flexibility are discussed. 
Sound segmentation software developed by one 
of the authors 12, 3] is based on a model of early 
mammalian audition. The model is an engineering 
approximation of some of the biological processes 
within the cochlea, auditory nerve and cochlear nuc- 
lens. Functions rather than the biological processes 
are modelled. The cochlea function is implemented 
by a multi-channel filter bank (the Gammatone filter 
bank [5]), followed by simple rectification, ( model-
ling the inner hair cells of the organ of Corti), onset 
enhancement, (modelling the transfer characteristics 
of the auditory nerve), and compression (to allow the 
system to cope with a large dynamic range). 
This preprocessing produces an onset signal in 
each channel (the channel onset signal), which is in-
put to an integrate and fire neuron. Neuron outputs 
are connected as fixed excitatory inputs to ten adja-
cent neurons (five on either side) and the resultant 
network performs clustering of sound onsets across 
time and channels. For the purposes of this paper 
a "cluster" is defined as those neurons in the net-
work which fire within a "small" time interval of each 
other. 
The integrate-and-fire neural network is being im-
plemented in aVLSI because it can exploit the par-
allelism of the sound segmentation process itself i.e. 
the 32 bandpass filtered channels and post pro-
cessing. Implementation in aVLSI will enable space 
efficient design as storage and multiplication are not 
required. 
2 Integrate-And-Fire Neuron 
Model 
Recent studies have indicated that the integrate-and- 
fire neuron is computationally more powerful than 




as a resource [][ 7]. 
Between spikes an integrate-and-fire neuron's 
activity (see Figure 1) is governed by the following 
equation, where Vcss  is the activation voltage and 
1(t) is the post synaptic input: 
dVc,(i) 	Vc,, (t) + t(t ) 
dt 	- - RQ,, t 	C,, 
The input 1(1) has two components, the primary, 
component being the channel onset signal and the 
secondary component caused by adjacent neuron 
activity. The leaky integrator integrates the result-
ant current until the threshold, 0, of the comparator 
is reached whereupon the neuron firm. The output of 
the comparator goes high, causing Vc, to be zeroed 
and held low for the refractory period. With 
zeroed, the comparator output goes low completing 
the neuron spike. 
3 Integrate-And-Fire Neural 
Network 
It was decided to implement the integrate-and-fire 
neural network in aVLSI, leading to the development 
of SPIKE I. A block diagram of the implemented 
neuron is shown in Figure 2, a more detailed de-
scription of the functional blocks is provided in [I]. 
A 4-bit digital number representing the preprocessed 
output of earlier sound segmentation stages is loaded 
onto the neuron via the data bus. To the network 
this incoming signal appears to be time varying, as 
the load cycle requires nanoseconds and the network 
operates in the milliseconds. 
For clustering to occur across frequency channels, 
inter-neuron communication is required. On SPIKE 
I, each neuron output is connected to the adjacent 5 
higher and 5 lower frequency channels. Each voltage 
pulse causes a pulse of current to be applied to the 
integrating capacitor of adjacent neurons, equivalent 
to 0.3V or one tenth of the upper threshold value. 
Each chip contains 8 neurons with local weighted 
interconnect and is cascadahle. Inter-neuron and 
inter-chip communication rises the robust pulse out-
puts of the individual neurons, which are relatively 
immune to noise, simple to implement and digital in 
nature. 
Thoughtorit the design process the ability to test 
the chip (SPIKE I) was considered and maximised. 
However compromises had to be made because of  
cost/pin limits. The basic integrate-and-fire neuron 
design [I] used in the SPIKE I chip proved that the 
basic principles of the design worked, and resulted in 
RC <= 20ms and refractory period <= lOOms time 
constants. 
4 Results 
Results gained from a four chip network of 32 neur-
ons with real-time data applied indicate that the net 
work successfully clusters sound onsets, see Figure 3. 
This shows a comparison of the output from a sound 
segmentation software integrate-and-fire neural net-
work without/with interconnect and the output from 
a 4 chip SPIKE I network when fed with identical real 
time data. The top three traces show a complete sim-
ulation, which on initial investigation the results look 
very good. The bottom three traces show a small sec-
tion of the overall simulation expanded, highlighting 
discrepancies between simulation and hardware. A 
cluster in Figure 3 can be described as a "vertical" 
line consisting of a number of spikes. 
Experiments have shown that there is perform-
ance variation both across chip and between chips. 
To process spatio- temporally encoded data this vari-
ation should be minimised. 
Individual neuron's performances are well matched 
for charging time and refractory period (see Figure 4 
and Figure 5), although there is some variation [I]. 
A fixed input pattern fed to three adjacent neurons 
and scanned across the system highlighted variations 
in firing pattern. The problem has been identified 
as coming primarily from variation in the weighted 
interconnect. 
Comparison of software and hardware data has 
shown that the input to each hardware neuron has 
to be scaled by between 0.25 and 0.5 to produce a 
good match [4]. There are three possible explana-
tions for this, the first being charge injection from 
switches dumping charge into Cr,,, this will increase 
the voltage level. Secondly imperfect current sources 
may result in larger currents than calculated being 
applied to Ci, Finally the switching transients 
of pulsed current sources may also result in excess 
charge being injected on to Cat. 
5 Discussion 
The SPIKE I chip was designed as ASIC, specifically 
to interface with the sound segmentation software 




limits its flexibility/usefulness In a wider sense. A 
more general purpose integrate-and-fire neural net-
work would offer greater insights into system beha-
viour. Drawing on the results gained from SPIKE I, 
areas for improvement were highlighted; 
• The interconnect in SPIKE I implements a fixed 
excitatory weight which has the effect of advan-
cing neighbouring neuron's potential firing times 
when triggered. Recent work has shown the im-
portance of variable interconnections between 
neurons [8]. A programmable 4-bit inhibit-
ory/excitatory interconnect is suggested, so that 
the relationship between clustering and inter-
connect can be explored, allowing both advan-
cing and retarding of firing times. 
• The interconnection between neurons is fixed 
in strength and radius at +/-5  neurons. A 
wider and more flexible interconnection neigh-
bourhood would improve the flexibility of the 
system. 
• The comparator with hysteresis used in the ori-
ginal design is a circuit which relies on the size 
relationship between its transistors, so any vari-
ation will adversely affect performance. A more 
appropriately designed comparator should be 
used within the design to enhance performance. 
• Stray capacitances within the design and vari-
ation in capacitance adversely effect perform-
ance, care must be takes to minimise these ef-
fects. 
• Partitioning of analogue and digital power sup-
plies would act to limit any interference. 
• With any clocked or switched system charge in-
jection noise can be a problem. If this is injected 
on to a capacitor it could result in a premature 
fire of a neuron or ending of a refractory period. 
Care must be takes to limit its effects. 
The above have been taken into account when 
designing SPIKE II, winch is presently being fabric-
ated. The design is cascadable, and each chip con-
sists of 4 neurons with 32 programmable synapses 
per neuron. The synapse design is based on dynamic 
current mirror techniques [91[I0]. This will pulse cur-
rent on to capacitors. As with SPIKE I, all inter-chip 
and inter-neuron communication will be of a robust 
pulsed voltage nature. For a comparison of SPIKE I 
and SPIKE II see Table I. SPIKE II has 4 neurons 
compared with SPIKE I which contained 8 neurons. 
However SPIKE II has 3 times the number of syn-
apses per neuron compared with SPIKE I and each  
synapse's weight is programmable allowing investig-
ation into the effects of interconnect strength and 
greater system flexibility. The design of SPIKE II 
also takes in account the flaws in present in SPIKE 
I. 
6 Conclusions 
A cascadable integrate-and-fire neural chip has been 
successfully implemented using aVLST techniques. 
Comparison of simulation and hardware results has 
shown that it successfully clusters sound onsets and 
offsets. Areas for improvement have been identified, 
and these improvements are included in a second 
chip, SPIKE II, results from which should he avail-
able at the time of the conference. 
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Figure 1: Integrate-And-Fire Neuron. There is one neuron per channel and its input is formed from the channel 
onset signal 1(i) combined with pulsed current signals from neurons firing in adjacent channels. 
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Figure 2: SPIKE I Integrate-And-Fire Neuron: The preprocessed input (a 4-hit value) is converted to a current 
by a 4-bit DAC (IDAC) which drives the VLDCO. The VLDCO produces pulses of current which are integrated 
by the leaky integrator. FCR controls the CR time constant by varying the value of I? with frequency for all 
neurons on a chip. When the integrator reaches a predetermined threshold, its output goes high. The refractory 
timer then zeros the integrated voltage Vc., causing the integrator output to go low completing the spike. Until 
the refractory timer times out the integrator is inhibited. Frequency Fret controls the refractory period for all 
neurons on a chip. 
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Figure 3: Spikes generated for TIMIT utterance drl/fsjk0/sal. X axis is time (milliseconds), Y axis is channel, 
with low frequency (60 Hz) at bottom, and high frequency (6000Hz) at top. There are 20 channels. (a) shows 
spikes generated by simulated neurons, one per channel, no interconnection. (b, c) show spikes generated when 
each neuron excites its 10 (+/- 5) adjacent neurons: b is simulation, and c is the hardware neuron. To illustrate 
the spatio temporal clustering which occurs, the section from 1775 to 2200 ms has been enlarged. (d) is an 
enlargement of (a), (e) of (b) and (f) of (c). 
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Figure 4: Very Low Duty Cycle Oscillator (VLDCO) (see Figure 2) output and performance for varying input 
level: Comparison of inter-pulse intervals for neuron 6 k 7. 
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Figure 5: Refractory periods for neuron 7 on chips A,B,C and D: Frer period adjust is used to alter the refractory 
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Abstract 
Onset clustering (which we use as part of a system for sound seg-
mentation) uses integrate-and-fire neurons to perform across spectrum 
and across time clustering of increases in sound intensity in different 
parts of the spectrum. We show that a network of recently developed 
analogue VLSI integrate-and-fire neurons can perform this task in real-
time, and compare its performance with a simulated network. 
1 Background 
A sound wave is a pressure wave, that is a variation in air pressure over time. 
Virtually all attempts at interpreting sound start by separating the sound 
out into its constituent frequencies. The mammalian ear [4] is no exception 
to this, and the cochlea in the inner ear of mammals performs a mechanical 
filtering of the sound, resulting in a pattern of vibrations on the basilar 
membrane, a membrane which runs the length of the cochlea. Vibrations at 
high frequencies are much stronger at the basal end of the cochlea, and low 
frequencies at the apical end. Transduction of these vibrations into signals 
on the auditory nerve is performed by the inner hair cells of organ of Corti 
(which stretches along the length of the cochlea) and the neurons of the 
*To  whom correspondence should be sent 
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spiral ganglion. This results in a pattern of neural spikes on the auditory 
nerve (AN). 
The auditory nerve contains a large number of nerve fibres in mammals 
- about 30000 in man. Because of the nature of transduction, spikes are as-
sociated with movement of the basilar membrane in one particular direction. 
Further, the pattern of firing on an AN fiber in response to a pure tone of 
constant amplitude is not constant, but starts off high then falls off over a 
period of time. The auditory nerve innervates the cochlear nucleus, and the 
response types of many different classes of cells there have been characterised 
[4]. 
In [7] we showed (i) that simulated integrate-and-fire neurons could be 
used to behave like certain of the globular bushy cells in the cochlear nucleus, 
and provide an onset response (that is, to spike when the sound intensity in 
some part of the spectrum increased rapidly), (ii) that by using a simple 
excitatory network, these responses could be clustered across channels and 
time, producing volleys of spikes which correlated well with broadband bursts 
of energy in speech, even when the speech was in a considerable amount of 
(non-speech) noise, and (iii) that this clustering could be used to provide a 
useful segmentation of a speech signal. 
One of the problems with computer simulations of cochlea-based ap-
proaches to sound interpretation is speed: cochlear filtering results in mul-
tiple channels of sound, and serial processing of multiple channels is slow. 
We are therefore interested in direct hardware implementation of parts of 
the system, and have produced a hardware implementation of the network of 
integrate-and-fire neurons [1]. 
2 Techniques used 
For the work reported here, we used the basilar membrane module of the 
Gammatone cochlear filterbank [3]. We used parameters which resulted in 
29 or 31 channels of data being generated, with centre frequencies (approxi-
mately) logarithmically distributed between 60 and 600011z. The bandwidth 
of these channels was set to a value which results in the channel response 
being similar to that shown by the ear for moderate levels [2]. The output 
from each channel was then rectified, roughly corresponding the the trans-
duction action of the inner hair cells of the oran of Corti. This results in 
29 or 31 channels of positive-going data, each with the same sampling rate, 
22050 (claps data) or 16000 (TIMIT data) samples/second. 
The number of channels is far fewer than the number of fibers in the 
AN. The run-time and size of the simulation depend strongly on the number 
of channels, limiting the number usable to about 120 with the computing 
facilities available; in addition, we wanted to compare the simulation results 
with those from the hardware integrate-and fire neural network, and this 
network consisted of 4 chips, each containing 8 neurons, limiting the number 
of channels to 32. 
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The output from each channel was convolved with a difference of Gaus-
sians operator to accentuate onsets, and to model the onset response of real 
AN fibers. A balanced filter (convolution function) was used, so that the 
output would eventually fall to zero for a signal of fixed intensity. The filter 
used was causal, that is, the output depended only on the current and pre-
vious values of the input. Where the output was negative, it was replaced 
by 0. Details are in [7]. The filter output was then downsampled to 4000 
samples/second, for use as input to the simulated neurons, and to 1000 sam-
ples/second for use as input to the hardware neurons. This lower update rate 
was necessitated by the requirement to update each channel independently 
because input to the hardware neurons was multiplexed. 
The neural network has one integrate-and-fire neuron per channel. Be-
tween spikes, the activity (voltage) of a leaky integrate-and-fire neuron is 
governed by 
dV(i) — V(i) 
+ di - RC 
where the leakiness is measured by the dissipation(= 	). The neuron fires 
when the activity reaches some predefined threshold. The leakiness of each 
neuron can be varied in both the simulated and hardware neurons (although 
the range of leakiness is smaller in the hardware neurons). Each neuron has 
an excitatory connection to its five neighbours in either direction. In the 
simulation, the strength of this connection can be varied, but it is of fixed 
strength in the hardware neurons. In the simulation, the spike output arrives 
at its target at the next simulated instant - that is, 0.25ms later. In the hard-
ware network, the spike output arrives at its target almost instantanously. In 
both cases, the strength of the connection is such that one excitatory spike 
results in the post-synaptic neuron increasing its potential immediately by 
10% of the total potential required to make the neuron reach threshold. In 
both simulated and hardware neurons, the refractory period was set to 50ms. 
Details of the implementation of the silicon neurons are in [1]. 
3 Results 
We report the results of testing the systems with two different sound sig-
nals, namely a (locally generated) series of handclaps (sampled at 22050 
samples/second) and an utterance from the TIMIT database (drl/fsjkl/sal) 
(sampled at 16000 samples/second). Both the simulated and the hardware 
integrate-and-fire neural networks give similar results, as can be seen in fig-
ure 1. The primary difference in the two onset volleys generated from the 
claps data occurs at the first clap: the hardware appears to have been af-
fected by some noise. In the onset volleys generated from the utterance, the 
low frequency channels are less in evidence in the hardware implementation. 
However, increasing the strength of the input so that more of these appear 
results in too many pulses appearing. This may have been due to variations 
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Figure 1: (a) envelope of the claps sound. (b) onset volleys found by the 
simulated system. Low frequency channels are at the bottom, and high fre-
quency channels at the top. (dissipation = 50) (c) onset volleys found by the 
hardware system. (dissipation = 40). (d) envelope of the TIMIT utterance. 
(e) onset volleys found by the simulated system (dissipation= 50). (f-h) onset 
volleys found by the hardware system (f) input at quarter of full strength, 
dissipation15 (g) input at half full strength, dissipation = 50 (h) input at 
full strength, dissipation = 120. 
The way in which the integrate-and-fire neural network clusters the data 
can be seen if we examine a SOms section of the claps data: see figure 2. 
Looking at the 50ms section starting just before the second clap, we can turn 
off the excitatory weight in the simulation, and alter the dissipation of the 
integrate-and-fire neuron whilst adjusting the input strength to ensure that 
the neurons still fire. With the current chip, we cannot adjust the excitatory 
weights; however, we can alter the strength of the input to the chip, adjusting 
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Figure 2: Results for a 50 ms section of the claps sound using the simula-
tor. (a) Integrate-and-fire output with dissipation = 0 (i.e. no leakage), high 
input attenuation (weight = 0.001), and no excitatory weights between neu-
rons. (b) as (a), except that excitatory weights are on (c) integrate-and-fire 
output with dissipation = 50, lower input attenuation (weight = 0.0025), 
and no excitatory weights between neurons. (d) as (c), except that excita-
tory weights are on. (e) integrate-and-fire output with dissipation = 500, low 
input attenuation (weight = 0.0175), and no excitatory weights. (f) as (e) 
except that excitatory weights are on. 
The results of this are shown in 3. 
Applying the same techniques to the TIMIT utterance, we see some 
changes occurring as the strength of the input increases and the dissipa-
tion decreases: this can be seen in figure if, g, and h. In figure 4 we show an 
enlargement of a SUms section of the TIMIT spikes. 
4 Discussion 
It is clear from figure 1 that the hardware integrate-and-fire neural network 
can perform the same spatiotemporal clustering as the simulated network. 
From figure 2 one can see that the excitatory connections in the network are 
responsible for the across-channel clustering. 
The input to each neuron is level-based, rather than pulsatile. Firing 
occurs only when the neuron's activity has built up to the threshold level. 





0.2s 	 0.25s 
Figure 3: Results for a 50 ms section of the claps sound using the silicon 
neurons. (a) input attenuated to quarter original strength, dissipation = 
10 (b) input attenuated to half original strength, dissipation = 20 (c) full 
strength input, dissip.tion = 40. 
H 
.1 
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Figure 4: Results for a 50 ms section of the TIMIT sound using the silicon 
neurons. (a) input attenuated to quarter original strength, dissipation = 
15 (b) input attenuated to half original strength, dissipation = 50 (c) full 
strength input, dissipation = 120. 
time: however, one result of this is that small (e.g. noise) inputs can build 
up and cause extra unwanted spikes. This is why we reduce the strength of 
the input as we decrease the dissipation: we have attempted to keep the total 
number of spikes approximately constant. From figure 2 the latency of the 
first spike depends on the connection strength and dissipation: the stronger 
the connection, the earlier the spike occurs. Close examination of this figure 
shows that the timing of the first spike is independent of the inter-neuron 
excitatory connections, but that these excitatory connections cause the rest 
of the spikes to occur much more rapidly after the first spike. With the silicon 
neurons, we are unable to turn off the excitatory inter-connections, but the 
decrease in latency, and the increase in clustering as the input strength and 
dissipation increases is clear from figure 3. 
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Although the decrease in latency with increase in input strength is also 
visible for the TIMIT speech data in figure 4, the improvement in clustering is 
not visible. Indeed, looking at the spikes produced from the whole utterance 
in figure if-h, there is little visible difference in the clustering produced. 
Similar results have been found in simulation, varying the dissipation even 
up to 1000. We believe this is due to the actual distribution of the increases 
of energy in cochlear filtered speech. These tend to be of longer duration 
and skewed across channels, rather than of very short duration and nearly 
co-incident across channels as was the case for the percussive hand-clap. The 
expected improvement in clustering as the dissipation increases is offset by 
the rapid leakage of subthreshold excitation. Whatever the mechanism, the 
clustering defined by the spike volleys is not sensitive to dissipation. 
Even with such such a simple model and network, there are two clustering 
processes running simultaneously. At the single neuron level, there is the 
temporal clustering of the input. This is sensitive to the dissipation of the 
neuron: a considerable amount of input must occur within a short time-
period to make the neuron fire when the dissipation is high. At the network 
level, the excitatory connections result in one neuron's spiking making its 
neighbour neurons more likely to fire almost immediately. This results in 
across channel clustering. 
5 Conclusions and Further Work 
Both the hardware and software neural network perform similar clustering of 
the sound onsets. We have shown that the silicon integrate-and-fire neuron 
can cope with such relatively slow-varying data. A new design is under way 
in which the inter-neuron weight will be variable, allowing experimentation 
with more complex networks, for example networks which support lateral 
inhibition, allowing the spectral location of onset clusters to be found. 
The integrate-and-fire neuron remains a very simple neural model. One 
result of using a simple model is the variation in latency of the onset spike 
depending on the input strength. Real globular bushy neurons use large 
(and fast) synapses, and low and high threshold potassium ionic channels to 
achieve rapid onset responses [6, 51, whose latency is very low, and (relatively) 
independent of input strength. This is of importance for estimates of sound 
direction based on inter-aural time differences. We intend to continue ex-
periments with more sophisticated (and biologically realistic) neurons, while 
maintining the real-time response of the network. 
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USING ANALOGUE VLSI LEAKY INTEGRATE-AND-FIRE NEURONS IN A 
SOUND ANALYSIS SYSTEM. 
Mad, lon. 1 Ali.jkr Ffamvn 	 llir S. Smth 
	
1)cparLTTIcTIL of I1ecLt-kei RTIglTKcnrIg 	 T)cpelrtrTlcr.I. of CoTTqmLlTtg Sc:icrur and MaLIni 
tJTI1 VC!1I1L' of Ecliiihurg}, 	 ljruivcrrnLy of SUdiiig 
F41TI}mrgh EM9 3JL, SCDL1e1TkI, OX 	 Slirliiug p3(9 4rA, ScoLlelTid, LIX 
ABSTRACT 
Integiahe-And-fim fl1?OT9 Are e1TflPIe model nenrong 
which can handle r.ortnucrnly t.iTfle-Vkl7ng signals. 
We. have applied them to problems in mail-time Arm-
We ofenunds. Two ditlèrent. chips have been built. 
the fret, had a fixed network aiihitactme with All syn-
aptic weights identical, and the mrd is Tefonflgur-
able We pre.eent re.eulta c hararteriffing the latter chip 
and meilta from processing mail data from the earlier 
chip We nota t.hatt the maynd chip provides a room. 
general interate-and-fim neuron implementation. 
1. AIMS 
We. describe. work airnrd at. developing a hardware leaky 
integrata-and-fire neuron gijitable for iiee in the MM3Td 
analyeie domain with new results from a recently fab-
ricaitad analogue. device. Leaky integrate-and-fire reur-
one (reviewed below) pervide a venial model of corn-
plexity and mphiat.ieAtian between that of McCnl loch-
Pitta neurons and rceptmna and biologically mail-
igt,ic multiple compartmental models. The sound ana-
lyeie domain provides intereetirag (and difficult) prob-
lemewhich require the capabi Iit.y of pr.eing corat.inu-
ouely varying signals over time and demand real-time 
reeulta. It is thija an appropriate domain 1r eTperi-
ment.ir€ with neurons implernentad in hardware. 
2. BI.IThCGBDUND 
We present a brief introduction firstly to the leaky in-
tegrate and fire neuron, and secondly to the problems 
to which we have applied them. 
2.1. Integrale-Rnd-lbw nanyona 
Intrata -and-five neurore have been proposed ea model 
neurons fiir it lore time etarting with [10]. They, and 
it related mode.l, the spike reeporee model, have been 
gmwirg in popularity in recent years [2 :  8]. There are 
a num her of reasons for this: they can be. iiewl for pro-
cemg time-varying signals [15: 16. 18. 17] they are 
the airnpleet. neural models that. can aupport aynr.hron-
iaat.ion aa part. of a representation [0. 1 13], they have 
bee.n shown to be able to be n eed ea powerful computing 
eyateme [11. 12]. They am Also quite et,raight.torward 
to implement either in software or hardware [9. 19]. 
Between aplkea, the activity (eoltege) of a leaky 
integrate-and-thy. neuron is governed by 
- !L!1 
di 	RU C) 
where the leAkirepas is measured by the dissipation (= 
). and 1(e) is the external input.cnrrent. The neuron 
free when the activity mar.hre some predefined threshold. 
After firing the rwiimn may have a refractory period, 
during which it cannot. fire. In some rnodela. this is 
fêIlowed by a relative refractory period, during which 
the threshold is heightened. teat gradually reduces to 
the original threshold. 
22. App1ng Ieaiky integ'ate-and4fre nenone 
Alt.lvaugh leaky integrate-and-fm neurons can be ap-
plied anyw here that simpler models am alied, they 
am particularly iiaefiul in processing signals which vary 
omt.iniaiaiwly over time. 'The Analysis of&mnd preaenta 
A good sm3rce of such signals. ifowever, because three 
nrnnaoperate continnoiraly on three. tirne-varyingeig-
nate. their time conat.ernta muat, match those of the 
signal itaeIf. It. is impractical to make large capacit-
ancea on an analogue device and difficult to make large 
precision resistances. Making the RU value program-
mable adde a flarther degree of complexity. in addition, 
the time constant aeeociated with the refractory period 
(and relative refractory period) is of the same order of 
magnitude, and should Also be programmable. 
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The time constants ywuimd in smind analysis de-
pend an the prec ise. apphcat.ian. They way from the 
pt (10-100 micnacinit) ivqimed fat Wnaiiral dit-
e,ctian finding : to the yneduim (100 micntvind- 2 
milliseconds) fat maylaillal so irce gTalJ1n: t, the re-
latively long  (10- 100 ynilli viTel) yequiwel fat &iund 
vnentJLtinn, in the very long (uevaidu of 100 mB) 
required for rhythm discrimination. In this paper we 
aie considering only relatively long time cantanta far 
vrnd segmentation. 
5. THE LEAKY INTEGRATOR NEURAL 
HARDWARE 
The initial mot,iwit,ian for the work reported here wea 
to provide a hardware implementation far a (aaftware) 
monaural smind aegmentiitian algorithm [15]. Sound 
rgmeuita are in the 20-2Q0m range, and this defirw 
the tee at which the integriihe-and-fire unit, muet. 
operate. Such t.imeacala are orders ofmagnit.legreater 
than the natural time con&t.anta ,iociated with aria-
kiie VLSI designs. 
The basic circuit, rnndel of the intagrata and fire 

























Figure 1 Integt.e arid Fire Neuron (iirauit Model 
The leaky irutegratLur fonnrd by the flCJ network in-
tPFAtm the inpuitcurrent.. !(): until the upper threPeld 
of the onynparator is reached. The comparator out.it 
Fma high starting the refractory period t.imeu' and die-
charging U via the switch. Oncv the lower threshold 
of the comparator output is reached, the ranpau'atir 
auteit goes  low  completing the output spike from the 
neuron. The switch yemaing cliei during the yefrath 
my period preventing fiuut.her integration during this 
time. The input. !(, is farmed by an external input 
to the network (in our alicat.ion this signal is fanned 
by the preprocessing stages of the &uund segmentation 
system arid represents compressed eiuund ort/offit 
eignale) phis a conthixitian from eynapera connected 
to other integrate and fire neurons. In earlier work 
15 3. 41 thew. synapses had fixed excitatory atuvngt.h, 
in the work reported hew far the find. time,  the 32  
synapses onrinected to each neuron are independently 








_----- L-----  — 
inpis 
T4 ~wt I=d 
.id ef 
Figure 2 Integrate and Fire Neuron Input Stages 
The main design problem is to implement. relatively 
large time coyugtant& The RU time constant was de-
signed to be Trograrnmable in the range 1-20ms, and 
the refractory period tinnerin the range l0msto greater 
than 1 QQms. Ifat.h pragrztmma We time onnst.ants have 
bean implenneunte.d with a switched capacitor structure 
151 which is pngrammable in the required ranges. The 
external input. is applied digitally and a current digital-
to-analogue ivinverter (DACI is used to control a very 
low duty cycle oscillator which pulses current into the 
integrating rode. This appmrir.h has been ta ken to keep 
the sise of the integratingcapadtordawn while making 
the pulsed current. large enough to be able to achieve 
guund matching. Pulsing f(s) with a very law duty cycle 
- 0.21% in stepe of 0.014%) is practical due to the 
relatively slow natme of the inpuit signals. The digital 
interface allows data from the software model of the 
preprocessing stages of the sound segmentation system 
to be fed directly into the chip. 
The programmable synapse design used was origin-
ally used on a neural network chip developed at Min-
burgh (7] and is illiEt.rated in fIgure 3. Each synapse 
mntains two dynamic current mirrors which are pert-
odically refreshed. Ore cuuu'rent minor is programmed 
with a fIxed current (1,,.,/2) and the other with a 
programmable current (0— f,...,) from a single current 
1)AC. Each dynamic current mirror drives a pulsed cur-
rent minor aultpuutstJlge which is pulsed when a spike 
arrives from the pm-synaptic neuron. 
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The RC time constant has been measured by ob. 
serving the chmgirg time of the integrating iinde for 
different input levels (expressed in terms of the current 
T)AC input) and difirent switched ca for clor.k he. 
qllemr.ies. The mesh Its of this test are shown in figure 
5 where neuron 0 is measured on chips A and H with 
cwitcl'ad capacitor dock heqireyeies of lOQIfs, 1 kHs. 
lOkHs and 20kTh. This graph shows that there is little 
differemeie between the per fill. naiY.e of chips A and 13 
due to prore variation. 
Figure 3: Programmable Synapse 
4. RESULTS 
We present results (1) from static mMsu?e.menta of the 
new chip. showing the ran9p. of achievable inputstTengths 
dwiipat.iors, refractory peii1s, and synaptic strengths 
and (ii) from testing the original chip with real data de-
rived from snund inputs. 
4.1. Slabc meaawem*Dl 
The perfhrrnance of the low duty cycle oscillator from 
2 rw.urons on .1 dirent. chips is ill1Etrats1 in figure 
4. The input is a four bt digital word converted into 
A current to control the output duty cycle of the d-- 
'llod.or. This stows the eTpecte.d trend with pourf.st. 
matching icnrring at low current vahws. 
L------------ 
I - 
Figure 5: Switched capacitor Wi network charging 
times for varying Very Low flirty Cycle Oscillator in-
puts and time constants 
The refractory period which isgenerataci by aswitched 
capacitor circuit similar to that used for the JIG time 
onrst.ant ranges over S ome4eT of magnitude from 10 
microseconds to 1 second (fire 4)). 
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Figure 4: Very Low Thity Cycle Oscillator Perform-
anor. Tntj"- Ixi Im time versiw current 1W) setting for 
neiirorrs0 and 1 onc.hips A. H. (.1 amiD 
Figure 	Rafractory periol for difihirent switched ca 
padtor clock freijercies 
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The perr'mani of the symp3p. array was tdgtM 
by applying a constant external input to the ne,imn 
(ainent flAG levei 5) switched capaater frequencies 
of 5ICTh and 121cTh far the &J time enretant aid re-
frstary periivl timer respective IF and a gimulatad pre-
synaptic pulse frequency of 1 5kH2 an syrhp3a 1. Fig-
me 7 illustrates the effect of the varying SYnApep. in-
teoniwct strength on the pewteynapt.ic neumn Thing 
fTuenc7. This figure illustrates the r.aree.t opera-
tian of the sympse and the cari*.t interaction with 
the neumm The syrapme behaviour at. low levels of in-
put is at?argly eicitathi7 decreasing ee it appmaihea 
the mid-paint (effectively nero aynaptic weight - airrent 
flAlivalue 15). As it rAmses the mid-paint the ynae 
behaviour bemmee inhibitory. The neuman firing rate 
is gradually ivdumwd until it is finally euppreed. 
1.1.1. 
Figure 7! Effeet of synapse intemomneet strength on 
pt.eynaptic neuron firing rate. Trace A shows the 
flnng rate of neuron 0 with increaeing levelsafayrapm  
arrrent. T)AO inpit. 11raom. B sham the neuron antjiit 
with no inter-nelimn uummuinicat.iaie. 
42. Processimg real sound input 
A network of integrate aid fine nemong  WAS MnstrUcted 
with a linear array of 32 neurong. each neuron outwit 
being connected to 10 adjacent neumna 5 an each Side,  
with a flied excitatory intenannruect strength. Tn peat.-
Liar, an earlier vereian of the deviare presented here 
was rued which had flied intercanner.t.etrengt.h rather 
than the fir Ily programmable synapses reported here. 
)theiwine the devices are similar. 
The original chip has been tested with data from 
processed real &,imde. The processing omelets of anch-
leer filtering into 29 or 31 bands using the Gamma-
tone. filter-bank [14) followed by gmouit.hing and orut 
enhancement by a form of bandpa fllterirg and log- 
arithmic campivian is in (15].  These emulate same 
of the ti'anefhymatiane applied by the organ of (marti 
spiral ganglion nelnane and auditory nerve. Signals 
were sent to the 32 neurons on -1 chips every 1 ma. 
NJ 
dJ 
IJI 	I I. 	I 
t'i.: 	I 't'11•I 	llI\ 
Figure 8: (a) envelope of the claps sound. (b) onset. 
Volleys found by the simulated system. Law frequency 
channels are at the bottom :  and high frequency chan-
nels at the top. (dissipation = 50) (c) onset, volleys 
fairnd by the hardware eyetem. (dissipation = 40). (u 
envelope of the TTMTT utterance. (e) onset colleyc 
found by the simulated system disetpation=50. (f- h)  
onset volleys found by the hardware system (f) input 
At. quarter a! full at.rengt.h Iisetpat.ionu=1 5 () input at 
half fill etremugth dissipation = 50 (h) input, at full 
et.nvngth. dissipation = 120. 
We report the results of testing the systems with 
two different. amund signals :  namely a (locally gene?-
atd) serieaofhand-claps (sampled at, 22050earnples/eacont 
and an ut,ferame from the TWIT data base @rl  /fkj  
(sampled at 1 C000  aannples/sacor4. rmth the aimu-
lated and the hardware integrate-and-fire neural net-
meoi'ke give similar results, as can be seen in figures 8. 
The Trimary difihiwnar in two oneet volleys generatad 
from the claps data aarur at the finaL clap: the hard-
ware appears to have been afièctd by amme remise. In 
the onset volleys generated from the utterance the low 
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fruency channels am less in evidence in the hardware 
iementatãon. Rowevei. increasing the etmngth of 
the input ?eeulta in too many pulses appearing. 
The way in which the integrate-and-fim neumLi net, 
work clijetam the data can be e'an if we enamine a 
)me ea.thm of the clape data. Looking at, the 50m9 
section et.altingjtEt. before the ecunnd clap we can en-
amine the effect. of turning off the excitatory weight in 
the simulation, and at the eft .of Altering the diip-
ation of the intagiate-and-fim yauyon whilst iidjnding 
the input staengt.h to ersuift that the neumrs &t.ill file. 
Figuie 9: Wqnilts on a 50 Ins section of the claps amird 
using the simulator. (a) Integrate-and-fire. output with 
dissipation = 0. high input attenuation (weight = 
0.001). and no ecitatoy weights between nemons. 
(b) as (a). except. that encitatoy weights am on (c) 
integrate-and-fire output with dissipation = 50: lower 
input at,tamjat.ion (weight. = 0.0025) and ivi excitat,-
oy weights be tween nemone. (d) as (c), excapt that 
encitatoy weights am on. (e) intag?ata-and-fim output 
with dissipation = 500, low input attenuation (weight. 
= 0.0175). and yn excitatory weights. (0 as (c) except 
that elcitJLto?y weights are on. 
With the earlier chip, we cannot, adjist the excitat.-
oiy weights; however, we can Alter the st.tength of the 
input to the chip, adjiwi.ing the dissipation to ensure 
nnughly the same imm ber of spikes am generated. The 
yulta of this am shown in ture 10. 
Applying the same t.hntqurs to the 'ITMYT utter-
ance : we op. some changes occurring as the strength of 
the input iysi'eascs and the dissipation decreases: this 
can be seen infigum8f,g : And h. In figure 11 we show 
an enlargement of a SOme section of the 'I'ThTl'T ejkcs. 
()ompai'ing fures 9 and 10 :  one eras &patão-taTripoal 
clustering : and an darease in latency of the onset, of 
the first spiler as the strength of the input is increased. 
However, the spisp?oduci am closer tether in the 
1. 1 
43. 
Figure 10 Results on a SO me section of the claps 
snind using the silicon neiirors. (a) input attenuated 
to quarter original st.mngt.h, dissipation = 10 (b) input. 
attayniatad to half original strength, dissipation = 20 
(c) full strength inplit., dissipation = 40. 
hardware. model (figure 10): this is believed to he due 
to the differences in neuron to neuron delays between 
the simulation and the hardware: in the simulation. 
there is a delay of 1 t.imestap 0.1ms, whereas q3ikes  
,irnve at their destination alynrat instantly in the hard-
ware implementation. 
Figure 11 Rsiilta on a 50 me section of t.he TTM1'T 
enund using the silicon neiirors. (a) input attenuated 
In quarter original strength, dissipation = 15 (b) input. 
at,tamiated to half original strength, dissipation = 50 
(c) full strength input. diseipat.ion = 120. 
S. DISCUSSION AND FURTHER WORK 
We have presented results charact.erieing both the older 
and the newer vemions of the chip. From these, it 
is clear that we can achieve a wide range of input 
strengths :  a wide range of diseipat.ions, and, in the 
newer chip, a range of five orders of magnitude of re-
fractmy period :  and a wide range of both excitatory 
and inhibitory synapse strengths. For the older chip 
we have shown that the results pirrIdir.ed from piu-
orseing real data am similar to those pnxluuord by a 
software simulator. 
We have not, yet tasted the rewei' chip on real data, 
but given that we set its variable vahws to the corres-
ponding values, we roiild expeet the same msulta as 
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ív the aide? chip. The new chip is mir.h male vet-
eatile beauBe one can set. its intet-neijion weights to 
A wide tang of values. We will be able to apply it 
both to the teak used an the caiiier chip and to athei 
bake as well. We aiv cumently consthiding the hard-
ware which will allow us to drive the new chip with 
t.ime-varying 
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Figure B.-2: Spike I Chip Photograph 
I if I iU 'liti mL 
I I L; ITI. I I ITL I I II L I. I I 
T i: E I 1 1Z I IE IE I I E 1 I  I I Ii 
IE IT IT I ll.W  IT I F I F IT iT IT 11 ii 
:IEIflIifliITfl iT(Ii ii 
TIITI[iITiTI1TIT11EITIE1III  
ail :i:i:i:i:  
uI_  -TI  I_uI_  
• 	• 	 • 	• 	• 	• 
!!!UflU!1I•l 
Chip Layouts And Photographs 
	 172 
'.\\\-'ç\ \\\1 	t  rrri ,tt ii 
ii1 
! 
tj- I 1 L- 
-- 	- II 	
•' 
- 	 I 
IN 
Figure B4: Spike II Chip Photograph 
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Figure B-5: Spike 11 Chip Synapse Photograph 
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Figure B-6: Spike 11 Chip Synapse Photograph Showing Unknown Deposit 
